參數(shù)資料
型號: MAX1305ECM+
廠商: Maxim Integrated Products
文件頁數(shù): 15/37頁
文件大?。?/td> 0K
描述: IC ADC 12BIT 4CH 2.8MSPS 48LQFP
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 250
位數(shù): 12
采樣率(每秒): 1.36M
數(shù)據(jù)接口: 并聯(lián)
轉換器數(shù)目: 1
功率耗散(最大): 1.82W
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 管件
輸入數(shù)目和類型: 4 個單端,單極
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs
with ±10V, ±5V, and 0 to +5V Analog Input Ranges
22
______________________________________________________________________________________
Starting a Conversion
To start a conversion using internal clock mode, pull
CONVST low for the acquisition time (tACQ). The T/H
acquires the signal while CONVST is low, and conver-
sion begins on the rising edge of CONVST. The end-of-
conversion signal (EOC) pulses low whenever a
conversion result becomes available for read. The end-
of-last-conversion signal (EOLC) goes low when the last
conversion result is available (Figure 7).
To start a conversion using external clock mode, pull
CONVST low for the acquisition time (tACQ). The T/H
acquires the signal while CONVST is low. The rising
edge of CONVST is the sampling instant. Apply an
external clock to CLK to start the conversion. To avoid
T/H droop degrading the sampled analog input signals,
the first CLK pulse must occur within 10s from the
rising edge of CONVST. Additionally, the external clock
frequency must be greater than 100kHz to avoid T/H
droop-degrading accuracy. The first conversion result
is available for read when EOC goes low on the rising
edge of the 13th clock cycle. Subsequent conversion
results are available after every third clock cycle there-
after (Figures 8 and 9).
In both internal and external clock modes, hold
CONVST high until the last conversion result is read. If
CONVST goes low in the middle of a conversion, the
current conversion is aborted and a new conversion is
initiated. Furthermore, there must be a period of bus
inactivity (tQUIET) for 50ns or longer before the falling
edge of CONVST for the specified ADC performance.
CONVST
CH0
TRACK
HOLD
D0–D11
SAMPLE
INSTANT
tACQ
tEOC
tACC
tCTR
tRDH
tRTC
tRDL
tREQ
TRACK
CH1
tCONV
tNEXT
EOC
tCVEOLCD
tQUIET
≥ 50ns
EOLC
CS*
RD
*CS CAN BE LOW AT ALL TIMES, LOW DURING THE RD CYCLES, OR THE SAME AS RD.
Figure 7. Read During Conversion—Channel 0 and Channel 1 Selected, Internal Clock
相關PDF資料
PDF描述
MAX166AEWP+T IC ADC 8BIT MPU COMP 20-SOIC
V48A15T500BG CONVERTER MOD DC/DC 15V 500W
MAX1202BCAP+T IC ADC 12BIT 8CH 20-SSOP
ICL3238ECAZ IC 5DRVR/3RCVR RS232 3V 28-SSOP
ICL3226CAZ IC 1DRVR/1RCVR RS232 3V 16-SSOP
相關代理商/技術參數(shù)
參數(shù)描述
MAX1305ECM+ 功能描述:模數(shù)轉換器 - ADC 12-Bit 4Ch 1.075Msps 3V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1305ECM+T 功能描述:模數(shù)轉換器 - ADC 12-Bit 4Ch 1.075Msps 3V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1305ECM-T 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1306ECM 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1306ECM+ 功能描述:模數(shù)轉換器 - ADC 12-Bit 2Ch 1.075Msps 3V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32