- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383312 > MAX117EPI (MAXIM INTEGRATED PRODUCTS INC) +3V, 400ksps, 4/8-Channel, 8-Bit ADCs with 1UA Power-Down PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX117EPI |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | +3V, 400ksps, 4/8-Channel, 8-Bit ADCs with 1UA Power-Down |
| 中文描述： | 8-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP28 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-28 |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大小： | 106K |
| 代理商： | MAX117EPI |
M
Read Mode (MODE = 0)
In read mode, conversions and data access are con-
trolled by the
RD
input (Figure 3). The comparator
inputs track the analog input voltage for the duration of
t
ACQ
. A conversion is initiated by driving
CS
and
RD
low. With μPs that can be forced into a wait state, hold
RD
low until output data appears. The μP starts the
conversion, waits, and then reads data with a single
read instruction.
In read mode,
WR
/RDY is configured as a status output
(RDY), so it can drive the ready or wait input of a μP.
RDY is an open-collector output (no internal pull-up)
that goes low after the falling edge of
CS
and goes high
at the end of the conversion. If not used, the
WR
/RDY
pin can be left unconnected. The
INT
output goes low
at the end of the conversion and returns high on the ris-
ing edge of
CS
or
RD
.
Write-Read Mode (MODE = 1)
Figures 4 and 5 show the operating sequence for write-
read mode. The comparator inputs track the analog
input voltage for the duration of t
ACQ
. The conversion is
initiated by a falling edge of
WR
. When
WR
returns
high, the result of the four-MSBs flash is latched into the
output buffers and the conversion of the four-LSBs flash
starts.
INT
goes low, indicating conversion end, and the
lower four data bits are latched into the output buffers.
The data is then accessible after
RD
goes low (see
Timing Characteristics).
A minimum acquisition time (t
ACQ
) is required from
INT
going low to the start of another conversion (
WR
going
low).
Options for reading data from the converter include
using internal delay, reading before delay, and pipelined
operation (discussed in the following sections).
Using Internal Delay
The μP waits for the
INT
output to go low before reading
the data (Figure 4).
INT
goes low after the rising edge of
WR
, indicating that the conversion is complete and the
result is available in the output latch. With
CS
low, data
outputs D0–D7 can be accessed by pulling
RD
low.
INT
is then reset by the rising edge of
CS
or
RD
.
Fastest Conversion:
Reading Before Delay
An external method of controlling the conversion time is
shown in Figure 5. The internally generated delay
(t
INTL
) varies slightly with temperature and supply volt-
age, and can be overridden with
RD
to achieve the
fastest conversion time.
RD
is brought low after the ris-
ing edge of
WR
, but before
INT
goes low. This com-
pletes the conversion and enables the output buffers
+3V, 400ksps, 4/8-Channel,
8-Bit ADCs with 1μA Power-Down
8
_______________________________________________________________________________________
t
CSS
t
RDY
t
ACQ
t
AH
WITH EXTERNAL
PULL-UP
t
CSH
t
ACQ
t
INTH
t
UP
t
DH
t
CRD
t
ACCO
D0–D7
RDY
RD
CS
PWRDN
INT
A0–A2
VALID DATA
(N)
ADDRESS VALID (N + 1)
ADDRESS VALID
(N)
t
AH
t
AH
t
ACQ
t
DH
t
READ2
t
RD
D0–D7
RD
WR
CS
INT
VALID DATA
(N)
t
INTL
t
ACC2
t
WR
t
CSS
t
CSH
t
ACQ
t
CSS
t
CSH
A0–A2
t
INTH
ADDRESS
VALID (N)
ADDRESS VALID (N + 1)
Figure 3. Read Mode Timing (Mode = 0)
Figure 4. Write-Read Mode Timing (t
RD
> t
INTL
) (Mode = 1)
t
CSS
t
ACQ
t
DH
t
READ1
t
RD
t
INTL
t
ACQ
ADDRESS
VALID (N)
t
AH
RD
WR
CS
INT
VALID DATA
(N)
t
CSS
t
CSH
t
INTH
t
WR
t
CSH
t
ACC1
t
CWR
t
RI
A0–A2
D0–D7
ADDRESS VALID (N + 1)
Figure 5. Write-Read Mode Timing (t
RD
< t
INTL
) (Mode = 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX117EAI | +3V, 400ksps, 4/8-Channel, 8-Bit ADCs with 1UA Power-Down |
| MAX117MJI | +3V, 400ksps, 4/8-Channel, 8-Bit ADCs with 1UA Power-Down |
| MAX1180 | Dual 10-Bit, 105Msps, +3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| MAX1180ECM | Dual 10-Bit, 105Msps, +3.3V, Low-Power ADC with Internal Reference and Parallel Outputs |
| MAX1182 | Dual 10-Bit, 65Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX117EPI+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Bit 4Ch 400ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX117EVKIT-DIP | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX117/8 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX117MJI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11800ETC/V+ | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 SPI 4Ch Touch Screen Controller RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| MAX11800ETC/V+T | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 SPI 4Ch Touch Screen Controller RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。