- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9968 > MAX11666AUB+ (Maxim Integrated Products)IC ADC 12BIT 2CH 10UMAX PDF資料下載
參數(shù)資料
| 型號： | MAX11666AUB+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 2CH 10UMAX |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 707.3mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 10-uMAX-EP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
______________________________________________________________________________________ 21
MAX11661–MAX11666
500ksps, Low-Power,
Serial 12-/10-/8-Bit ADCs
To sustain the maximum sample rate, all devices have to
be resampled immediately after the 16th clock cycle. For
lower sample rates, the CS falling edge can be delayed
leaving DOUT in a high-impedance condition. Pull CS
high after the 10th SCLK falling edge (see the Operating
Modes section).
Analog Input
The devices produce a digital output that corresponds to
the analog input voltage within the specified operating
range of 0V to VREF for the dual-channel devices and 0V
to VDD for the single-channel devices.
Figure 6 shows an equivalent circuit for the analog input
AIN (for single-channel devices) and AIN1/AIN2 (for
dual-channel devices). Internal protection diodes D1/D2
confine the analog input voltage within the power rails
(VDD, GND). The analog input voltage can swing from
GND - 0.3V to VDD + 0.3V without damaging the device.
The electric load presented to the external stage driv-
ing the analog input varies depending on which mode
the ADC is in: track mode vs. conversion mode. In track
mode, the internal sampling capacitor CS (16pF) has to
be charged through the resistor R (R = 50I) to the input
voltage. For faithful sampling of the input, the capacitor
voltage on CS has to settle to the required accuracy dur-
ing the track time.
The source impedance of the external driving stage in
conjunction with the sampling switch resistance affects
the settling performance. The THD vs. Input Resistance
graph in the Typical Operating Characteristics shows
THD sensitivity as a function of the signal source imped-
ance. Keep the source impedance at a minimum for
high-dynamic-performance applications. Use a high-
performance op amp such as the MAX4430 to drive the
analog input, thereby decoupling the signal source and
the ADC.
While the ADC is in conversion mode, the sampling
switch is open presenting a pin capacitance, CP (CP
= 5pF), to the driving stage. See the Applications
Information section for information on choosing an
appropriate buffer for the ADC.
ADC Transfer Function
The output format is straight binary. The code transi-
tions midway between successive integer LSB values
such as 0.5 LSB, 1.5 LSB, etc. The LSB size for single-
channel devices is VDD/2n and for dual-channel devices
is VREF/2n, where n is the resolution. The ideal transfer
characteristic is shown in Figure 10.
Operating Modes
The ICs offer two modes of operation: normal mode and
power-down mode. The logic state of the CS signal
during a conversion activates these modes. The power-
down mode can be used to optimize power dissipation
with respect to sample rate.
Normal Mode
In normal mode, the devices are powered up at all times,
thereby achieving their maximum throughput rates.
Figure 7 shows the timing diagram of these devices in
normal mode. The falling edge of CS samples the analog
input signal, starts a conversion, and frames the serial-
data transfer.
Figure 6. Analog Input Circuit
Figure 7. Normal Mode
CP
AIN1/AIN2
VDD
AIN
D2
D1
R
CS
SWITCH CLOSED IN TRACK MODE
SWITCH OPEN IN CONVERSION MODE
12345678
910111213141516
SCLK
PULL CS HIGH AFTER THE 10TH SCLK FALLING EDGE
KEEP CS LOW UNTIL AFTER THE 10TH SCLK FALLING EDGE
CS
DOUT
VALID DATA
HIGH
IMPEDANCE
HIGH
IMPEDANCE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21J-MX-F1 | CONVERTER MOD DC/DC 36V 75W |
| VE-B6Z-IU-F3 | CONVERTER MOD DC/DC 2V 80W |
| VI-21J-MX-F4 | CONVERTER MOD DC/DC 36V 75W |
| IDT72V3656L15PF | IC SYNC FIFO 4096X36 15NS 128QFP |
| MAX11211EEE+ | ADC 18BIT DELTA-SIGMA 16-QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11666AUB/V | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:500ksps, Low-Power,Serial 12-/10-/8-Bit ADCs |
| MAX11666AUB/V+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1-2Ch 12-Bit 500ksps ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11666AUB/V+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1-2Ch 12-Bit 500ksps ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11666AUB+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1/2Ch 12-Bit 500ksps Low Power SPI RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11666AUB+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1/2Ch 12-Bit 500ksps Low Power SPI RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。