- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10573 > MAX11634EEE+T (Maxim Integrated Products)IC ADC 12BIT SRL 300KSPS 16QSOP PDF資料下載
參數(shù)資料
| 型號： | MAX11634EEE+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 5/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SRL 300KSPS 16QSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 300k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 667mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-QSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 4 單端，單極；2 差分，單極；2 差分，雙極 |
| 其它名稱： | MAX11634EEE+TDKR |
MAX11634–MAX11637
12-Bit, 300ksps ADCs with Differential
Track/Hold, and Internal Reference
______________________________________________________________________________________
13
Unipolar/Bipolar
Address the unipolar and bipolar registers through the
setup register (bits 1 and 0). Program a pair of analog
channels for differential operation by writing a 1 to the
appropriate bit of the bipolar or unipolar register.
Unipolar mode sets the differential input range from 0
to VREF. A negative differential analog input in unipolar
mode causes the digital output code to be zero.
Selecting bipolar mode sets the differential input range
to ±VREF/2. The digital output code is binary in unipolar
mode and two’s complement in bipolar mode (Figures
8 and 9).
In single-ended mode, the MAX11634–MAX11637
always operate in unipolar mode. The analog inputs are
internally referenced to GND with a full-scale input
range from 0 to VREF.
True Differential Analog Input T/H
The equivalent circuit of Figure 3 shows the
MAX11634–MAX11637s’ input architecture. In track
mode, a positive input capacitor is connected to
AIN0–AIN7 in single-ended mode (and AIN0, AIN2,
AIN4, AIN5, AIN6 in differential mode). A negative input
capacitor is connected to GND in single-ended mode
(or AIN1, AIN3, AIN5, AIN6, AIN7 in differential mode).
For external T/H timing, use clock mode 01. After the
T/H enters hold mode, the difference between the sam-
pled positive and negative input voltages is converted.
The time required for the T/H to acquire an input signal
is determined by how quickly its input capacitance is
charged. If the input signal’s source impedance is high,
the required acquisition time lengthens. The acquisition
time, tACQ, is the maximum time needed for a signal to
be acquired, plus the power-up time. It is calculated by
the following equation:
tACQ = 9 x (RS + RIN) x 24pF + tPWR
where RIN = 1.5k
, RS is the source impedance of the
input signal, and tPWR = 1s, the power-up time of the
device. The varying power-up times are detailed in the
explanation of the clock mode conversions.
When the conversion is internally timed, tACQ is never
less than 1.4s, and any source impedance below
300
does not significantly affect the ADC’s AC perfor-
mance. A high-impedance source can be accommo-
dated either by lengthening tACQ or by placing a 1F
capacitor between the positive and negative analog
inputs.
Internal FIFO
The MAX11634–MAX11637 contain a FIFO buffer that
can hold up to 16 ADC results. This allows the ADC to
handle multiple internally clocked conversions without
tying up the serial bus.
If the FIFO is filled and further conversions are requested
without reading from the FIFO, the oldest ADC results
are overwritten by the new ADC results. Each result
contains 2 bytes, with the MSB preceded by four lead-
ing zeros. After each falling edge of CS, the oldest
available byte of data is available at DOUT, MSB first.
When the FIFO is empty, DOUT is zero.
Internal Clock
The MAX11634–MAX11637 operate from an internal
oscillator, which is accurate within 10% of the 4.4MHz
nominal clock rate. The internal oscillator is active in
clock modes 00, 01, and 10. Read out the data at clock
speeds up to 10MHz. See Figures 4–7 for details on
timing specifications and starting a conversion.
+
-
HOLD
CIN+
REF
GND
DAC
CIN-
VDD/2
COMPARATOR
AIN0–AIN7
(SINGLE-ENDED);
AIN0, AIN2,
AIN4, AIN6
(DIFFERENTIAL)
GND
(SINGLE-ENDED);
AIN1, AIN3,
AIN5, AIN7
(DIFFERENTIAL)
HOLD
Figure 3. Equivalent Input Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97-3106A-18-4P | CONN PLUG 4POS W/PINS |
| AD7912AUJZ-REEL7 | IC ADC 10BIT DUAL 2CH TSOT-23-8 |
| C091 31F105 100 2 | CONN CIR FMALE 5POS R/A CABLE |
| SF6382-3SG-520 | CONN PLUG 3POS CABLE SKT |
| SP3076EEN-L | IC TXRX RS485/RS422 ESD 14NSOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11635 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:12-Bit, 300ksps ADCs with Differential |
| MAX11635EEE+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 300ksps High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11635EEE+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 300ksps High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11635EVKIT+ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX11635 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11635EVSYS# | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX11635 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。