- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383310 > MAX1150AIZS (MAXIM INTEGRATED PRODUCTS INC) Circular Connector; No. of Contacts:13; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:10-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | MAX1150AIZS |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | Circular Connector; No. of Contacts:13; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:10-35 RoHS Compliant: No |
| 中文描述： | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PQFP80 |
| 封裝： | MQUAD-80 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大小： | 77K |
| 代理商： | MAX1150AIZS |
M
8-Bit, 500Msps Flash ADC
_______________________________________________________________________________________
7
Operation
The MAX1150 has 255 preamplifier/comparator pairs;
each is supplied with the voltage from VRT to VRB,
divided equally by the resistive ladder as shown in the
Functional Diagram. This voltage is applied to the posi-
tive input of each preamplifier/comparator pair. An ana-
log input voltage applied at VIN is connected to the
negative inputs of each preamplifier/comparator pair.
The comparators are then clocked through each one’s
individual clock buffer. When the CLK pin is in the low
state, the master or input stage of the comparators com-
pares the analog input voltage to the respective refer-
ence voltage. When CLK changes from low to high, the
comparators are latched to the state prior to the clock
transition and output logic codes in sequence from the
top comparators, closest to VRT (0V), down to the point
where the magnitude of the input signal changes sign
(thermometer code). The output of each comparator is
then registered into four 64-to-6 bit decoders when CLK
is changed from high to low. At the output of the
decoders is a set of four 7-bit latches that are enabled
(track) when the clock changes from high to low. From
here, the output of the latches is coded into six LSBs
from four columns, and four columns are coded into two
MSBs. Finally, eight ECL output latches and buffers are
used to drive the external loads. The conversion takes
one clock cycle from the input to the data outputs.
CLK
N
N + 1
N + 2
N + 3
N + 4
N + 5
N + 6
VIN
NCLK
DRA
NDRA
N - 2
N - 1
N + 1
N + 3
N
1.4ns
TYP
2.0ns
1.4ns
TYP
1.75ns
TYP
1.75ns
TYP
N + 2
N + 4
DATA BANK A
DRB
NDRB
DATA BANK B
Figure 2. Timing Diagram
AGND
DGND
DATA OUT
V
EE
VIN
VR
AGND
INPUT CIRCUIT
V
EE
CLK
NCLK
AGND
CLOCK INPUT
OUTPUT CIRCUIT
Figure 3. Subcircuit Schematics
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1150 | Low-Voltage Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 |
| MAX1150BIZS | 8-Bit, 500Msps Flash ADC |
| MAX1151AIZS | 8-Bit, 750Msps Flash ADC |
| MAX1151 | Low-Voltage Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 |
| MAX1151BIZS | 8-Bit, 750Msps Flash ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1150AIZS-T | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel |
| MAX1150BIZS | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 500Msps Flash ADC |
| MAX1151 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 750Msps Flash ADC |
| MAX1151AIZS | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Bit, 750Msps Flash ADC |
| MAX1151AIZS-T | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。