- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9970 > MAX11203EEE+T (Maxim Integrated Products)IC ADC 16BIT SPI/SRL 16QSOP PDF資料下載
參數(shù)資料
| 型號： | MAX11203EEE+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 13/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SPI/SRL 16QSOP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 667mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-QSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
20
Maxim Integrated
16-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
MAX11203/MAX11213
CTRL2: Control 2 Register
The byte-wide CTRL2 register is a bidirectional read/write register. The byte written to the CTRL2 register controls the
direction and values of the digital I/O ports.
DIR[4:1]: The direction bits configure the direction of the DIO bit. When a DIR bit is set to 0, the associated DIO bit
is configured as an input and the value returned by a read of the DIO bit is the value being driven on the associated
GPIO. When a DIR bit is set to 1, the associated DIO bit is configured as an output and the GPIO port is driven to a
logic value of the associated DIO bit.
DIO[4:1]: The data input/output bits are bits associated with the GPIO ports. When a DIO is configured as an input,
the value read from the DIO bit is the logic value being driven at the GPIO port. When the direction is configured as an
output, the GPIO port is driven to a logic value associated with the DIO bit.
CTRL3: Control 3 Register
The byte-wide CTRL3 register is a bidirectional read/write register. The CTRL3 register controls the operation and
calibration of the device.
DGAIN[2:0] (MAX11213 only): The digital gain bits control the input referred gain. With a gain of 1, the input range is
0 to VREF (unipolar) or ±VREF (bipolar). As the gain in increased by 2x, the input range is reduced to 0 to VREF/gain
or ±VREF/gain. Digital gain is applied to the final offset and gain-calibrated digital data. The DGAIN[2:0] bits decode
to digital gains as follows:
000 = 1
100 = 16
001 = 2
101 = 32
010 = 4
110 = 64
011 = 8
111 = 128
NOSYSG: The no-system gain bit, NOSYSG, controls the system gain calibration coefficient. A 1 in this bit location
disables the use of the system gain value when computing the final offset and gain corrected data value. A 0 in this
location enables the use of the system gain value when computing the final offset and gain corrected data value.
NOSYSO: The no system offset bit, NOSYSO, controls the system offset calibration coefficient. A 1 in this location
disables the use of the system offset value when computing the final offset and gain corrected data value. A 0 in this
location enables the use of the system offset value when computing the final offset and gain corrected data value.
NOSCG: The no self-calibration gain bit, NOSCG, controls the self-calibration gain calibration coefficient. A 1 in this
location disables the use of the self-calibration gain value when computing the final offset and gain corrected data
value. A 0 in this location enables the use of the self-calibration gain value when computing the final offset and gain
corrected data value.
NOSCO: The no self-calibration offset bit, NOSCO, controls the use of the self-calibration offset calibration coefficient.
A 1 in this location disables the use of the self-calibration offset value when computing the final offset and gain cor-
rected data value. A 0 in this location enables the use of the self-calibration offset value when computing the final offset
and gain corrected data value.
Table 13. CTRL2 Register (Read/Write)
Table 14. CTRL3 Register (Read/Write)
*These DGAIN_ bits are don’t-care bits for the MAX11203.
BIT
B7
B6
B5
B4
B3
B2
B1
B0
BIT NAME
DIR4
DIR3
DIR2
DIR1
DIO4
DIO3
DIO2
DIO1
DEFAULT
0
1
BIT
B7
B6
B5
B4
B3
B2
B1
B0
BIT NAME
DGAIN2*
DGAIN1*
DGAIN0*
NOSYSG
NOSYSO
NOSCG
NOSCO
RESERVED
DEFAULT
0
1
0
相關PDF資料 |
PDF描述 |
|---|---|
| IDT723633L12PF | IC FIFO SYNC 512X36 128-TQFP |
| MS27508E10A35SC | CONN RCPT 13POS BOX MNT W/SCKT |
| IDT723631L20PFI | IC FIFO SYNC 512X36 120-TQFP |
| MS27472T10B35PB | CONN RCPT 13POS WALL MNT W/PINS |
| IDT723631L20PQFI | IC FIFO SYNC 512X36 132-PQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11205 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit, Single-Channel, Ultra-Low Power, Delta-Sigma ADC with 2-Wire Serial Interface |
| MAX11205AEUB+ | 功能描述:模數(shù)轉換器 - ADC 16-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11205AEUB+T | 功能描述:模數(shù)轉換器 - ADC 16-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11205BEUB+ | 功能描述:模數(shù)轉換器 - ADC 16-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11205BEUB+T | 功能描述:模數(shù)轉換器 - ADC 16-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。