參數(shù)資料
型號(hào)： MAX111ACAP+T
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 7/24頁(yè)
文件大?。?/td> 0K
描述： IC ADC 14BIT 2CH 5V 20-SSOP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,000
位數(shù)： 14
數(shù)據(jù)接口： MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 640mW
電壓電源： 單電源
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 20-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 20-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 4 個(gè)單端，單極；2 個(gè)差分，單極
MAX110/MAX111
Low-Cost, 2-Channel, ±14-Bit Serial ADCs
______________________________________________________________________________________
15
NO-OP is a zero, the control word is not transferred to
the control register, the ADC’s configuration remains
unchanged, and no new conversion is initiated. This
allows specific ADCs in a “daisy chain” arrangement to
be reconfigured while leaving the remaining ADCs
unchanged. Table 1 lists the various ADC control word
functions.
Output data is shifted out of DOUT at the same time the
input control word for the next conversion is shifted in
(Figure 8).
On power-up, all internal registers reset to zero.
Therefore, when writing the first control word to the
ADC, the data simultaneously shifted out will be zeros.
The first conversion begins when CS goes high (NO-OP
= 1). The results are placed in the 16-bit I/O register for
access on the next data-transfer operation.
Power-Down Mode
Bits 0 and 1 control the ADC’s power-down mode. If bit
0 (PD) is a logic high, power is removed from all analog
circuitry except the RC oscillator. A logic high at bit 1
(PDX) removes power from the RC oscillator. If both bits
PD and PDX are a logic high, or if PD is high and
RCSEL is low, the supply currents reduce to 4A. If an
external XCLK clock continues to run in power-down
mode, the supply current will depend on the clock rate.
When PDX is set high, the internal RC oscillator stops
shortly after CS returns high. If the next control word
written to the device has NO-OP = 1 instructing the
ADC to convert, BUSY will go low, but because the RC
oscillator is stopped, BUSY will remain low and will not
allow a new conversion to begin. To avoid this situation,
write a “dummy” control word with NO-OP = 0 and any
combination of bits 14-0 in the control word following
the control word with PDX = 0. With NO-OP = 0, bits 14-
0 are ignored and the internal state machine resets.
Next, perform a normal 3-step calibration (see Table 3).
Note that XCLK must be connected to VDD or GND
through a resistor (suggested value is 1M
) when the
RC oscillator mode is selected (RCSEL = VDD). This
resistor is not necessary if the external oscillator mode
is used, or if the internal oscillator is not shut down.
Selecting the Analog Inputs
Bit 4 (CHS) controls which of the two differential inputs
connect to the internal ADC inputs (see the
Functional
Diagram). A logic high selects IN2+ and IN2- while a
logic low selects IN1+ and IN1-. Table 2 shows the
allowable input multiplexer configurations.
Table 1. Input Control-Word Bit Map
↑
First bit clocked in.
PD
PDX
NUL
CAL
CHS
NU
DV2
DV4
CONV1
CONV2
CONV3
CONV4
NU
NO-OP
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Analog Power-Down. Set this bit high to power down the analog section.
PD
0
Oscillator Power-Down. Set this bit high to power down the RC oscillator.
PDX
1
Internal Offset-Null Bit. A logic high selects offset-null mode. See Table 3.
NUL
2
Gain-Calibration Bit. A logic high selects gain-calibration mode. See Table 3.
CAL
3
Input Channel Select. A logic high selects channel 2 (IN2+ and IN2-), while a logic low
selects channel 1 (IN1+ and IN1-). See Tables 2 and 3.
CHS
4
XCLK to Oversampling Cock Ratio Control Bits. See Table 5.
DV2, DV4
7, 8
Conversion Time Control Bits. See Table 4.
CONV1–CONV4
9–12
Used for test purposes only. Set these bits low.
NU
5, 6, 13, 14
If this bit is a logic high, the remaining 15 LSBs are transferred to the control register and a
new conversion begins when CS returns high. If this bit is set low, the control word is not
passed to the control register, the ADC configuration remains unchanged, and no new con-
version begins when CS returns high.
NO-OP
15
DESCRIPTION
NAME
BIT
相關(guān)PDF資料
PDF描述
IDT72T18105L5BB IC FIFO 131X18 2.5V 5NS 240BGA
D38999/24WF32SB CONN RCPT 32POS JAM NUT W/SCKT
MAX1309ECM/V+T IC ADC 12BIT 4CH 2800KSPS 48LQFP
MAX1309ECM+T IC ADC 12BIT 4CH 2.8MSPS 48LQFP
IDT72V36110L7-5PF8 IC FIFO 131KX36 7-5NS 128QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX111ACPE 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX111ACPE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX111ACWE 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX111ACWE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX111ACWE+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*