參數(shù)資料
型號(hào): MAX1088ETA+T
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 14/15頁(yè)
文件大?。?/td> 0K
描述: IC ADC 10BIT 150KSPS 8-TDFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 10
采樣率(每秒): 150k
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 1.6mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 8-WDFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 8-TDFN-EP(3x3)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 1 個(gè)差分,單極;1 個(gè)差分,雙極
MAX1086–MAX1089
150ksps, 10-Bit, 2-Channel Single-Ended, and
1-Channel True-Differential ADCs in SOT23 and TDFN
8
_______________________________________________________________________________________
where RIN = 1.5k
Ω, RS is the source impedance of the
input signal, and tPWR = 1s is the power-up time of the
device.
Note: tACQ is never less than 1.4s and any source
impedance below 300
Ω does not significantly affect the
ADC‘s AC performance. A high impedance source can
be accommodated either by lengthening tACQ or by
placing a 1F capacitor between the positive and neg-
ative analog inputs.
Selecting AIN1 or AIN2
(MAX1086/MAX1087)
Select between the MAX1086/MAX1087’s two positive
input channels using the CNVST pin. If AIN1 is desired
(Figure 5a), drive CNVST high to power-up the ADC
and place the T/H in track mode with AIN1 connected
to the positive input capacitor. Hold CNVST high for
tACQ to fully acquire the signal. Drive CNVST low to
place the T/H in hold mode. The ADC will then perform
a conversion and shutdown automatically. The MSB is
available at DOUT after 3.7s. Data can then be
clocked out using SCLK. Be sure to clock out all 12 bits
of data (the 10-bit result plus two sub-bits) before dri-
ving CNVST high for the next conversion. If all 12 bits of
data are not clocked out before CNVST is driven high,
AIN2 will be selected for the next conversion.
If AIN2 is desired (Figure 5b), drive CNVST high for at
least 30ns. Next, drive it low for at least 30ns, and then
high again. This will power-up the ADC and place the
T/H in track mode with AIN2 connected to the positive
input capacitor. Now hold CNVST high for tACQ to fully
acquire the signal. Drive CNVST low to place the T/H in
hold mode. The ADC will then perform a conversion
and shutdown automatically. The MSB is available at
DOUT after 3.7s. Data can then be clocked out using
SCLK. If all 12 bits of data are not clocked out before
CNVST is driven high, AIN2 will be selected for the next
conversion.
Selecting Unipolar or Bipolar Conversions
(MAX1088/MAX1089)
Initiate true-differential conversions with the
MAX1088/MAX1089’s unipolar and bipolar modes,
using the CNVST pin. AIN+ and AIN- are sampled at
the falling edge of CNVST. In unipolar mode, AIN+ can
exceed AIN- by up to VREF. The output format is
straight binary. In bipolar mode, either input can
exceed the other by up to VREF/2. The output format is
two’s complement.
Note: In both modes, AIN+ and AIN- must not exceed
VDD by more than 50mV or be lower than GND by more
than 50mV.
If unipolar mode is desired (Figure 5a), drive CNVST
high to power-up the ADC and place the T/H in track
mode with AIN+ and AIN- connected to the input
capacitors. Hold CNVST high for tACQ to fully acquire
the signal. Drive CNVST low to place the T/H in hold
mode. The ADC will then perform a conversion and
shutdown automatically. The MSB is available at DOUT
after 3.7s. Data can then be clocked out using SCLK.
Be sure to clock out all 12 bits (the 10-bit result plus
two sub-bits) of data before driving CNVST high for the
next conversion. If all 12 bits of data are not clocked
out before CNVST is driven high, bipolar mode will be
selected for the next conversion.
If bipolar mode is desired (Figure 5b), drive CNVST
high for at least 30ns. Next, drive it low for at least 30ns
and then high again. This will place the T/H in track
mode with AIN+ and AIN- connected to the input
capacitors. Now hold CNVST high for tACQ to fully
acquire the signal. Drive CNVST low to place the T/H in
hold mode. The ADC will then perform a conversion
and shutdown automatically. The MSB is available at
DOUT after 3.7s. Data can then be clocked out using
SCLK. If all 12 bits of data are not clocked out before
CNVST is driven high, bipolar mode will be selected for
the next conversion.
Input Bandwidth
The ADCs input tracking circuitry has a 1MHz small-
signal bandwidth, so it is possible to digitize high-
speed transient events and measure periodic signals
with bandwidths exceeding the ADC’s sampling rate by
using undersampling techniques. To avoid high fre-
quency signals being aliased into the frequency band
of interest, anti-alias filtering is recommended.
RIN+
+
-
HOLD
RIN-
CIN+
REF
GND
DAC
CIN-
TRACK
VDD/2
COMPARATOR
GND(AIN-)
AIN2
AIN1(AIN+)
HOLD
*( ) APPLIES TO MAX1088/1089
Figure 4. Equivalent Input Circuit
相關(guān)PDF資料
PDF描述
MAX1090AEEI+ IC ADC 10BIT 400KSPS 28-QSOP
MAX1106EUB+T IC ADC 8BIT LP 10-UMAX
MAX1108EUB+TG07 IC ADC 8BIT SPI/SRL 50K 10UMAX
MAX110AEWE+ IC ADC 14BIT 2CH 16-SOIC
MAX11131ATI+ IC ADC 12BIT SRL 28-TQFN-EP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1088EVKIT 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:Evaluation Kit and Evaluation System for the MAX1286/MAX1288/MAX1086/MAX1088
MAX1089 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:150ksps.10-Bit.2-Channel Single-Ended.and 1-Channel True-Differential ADCs in SOT23
MAX1089EKA 制造商:Maxim Integrated Products 功能描述:150KSPS, 10-BIT, 1-CHANNEL TRUE-DIFFERENTIAL - Cut Tape Product
MAX1089EKA-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1089ETA+ 制造商:Maxim Integrated Products 功能描述:150KSPS 10-BIT 2-CHANNEL SINGLE-ENDED AND 1-CHANNEL TRUE-DIF - Rail/Tube