參數(shù)資料
型號(hào)： MAX1068BEEG+T
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 16/30頁(yè)
文件大?。?/td> 0K
描述： IC ADC 14BIT 200KSPS 24-QSOP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,500
位數(shù)： 14
采樣率（每秒）： 200k
數(shù)據(jù)接口： MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 762mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-SSOP（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 24-QSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 8 個(gè)單端，單極
MAX1067/MAX1068
Multichannel, 14-Bit, 200ksps Analog-to-Digital
Converters
______________________________________________________________________________________
23
Output Coding and Transfer Function
The data output from the MAX1067/MAX1068 is
straight binary. Figure 19 shows the nominal transfer
function. Code transitions occur halfway between suc-
cessive integer LSB values (VREF = +4.096V, and
1 LSB = +250V or 4.096V / 16,384V).
Applications Information
Internal Reference
The internal bandgap reference provides a buffered
+4.096V. Bypass REFCAP with a 0.1F capacitor to
AGND and REF with a 1F capacitor to AGND. For best
results, use low-ESR, X5R/X7R ceramic capacitors.
Allow 5ms for the reference and buffer to wake up from
full power-down (see Table 5).
External Reference
The MAX1067/MAX1068 accept an external reference
with a voltage range between +3.8V and AVDD.
Connect the external reference directly to REF. Bypass
REF to AGND with a 10F capacitor. When not using a
low-ESR bypass capacitor, use a 0.1F ceramic capac-
itor in parallel with the 10F capacitor. Noise on the ref-
erence degrades conversion accuracy.
The input impedance at REF is 37k
for DC currents.
During a conversion, the external reference at REF
must deliver 118A of DC load current and have an
output impedance of 10
or less.
For optimal performance, buffer the reference through
an op amp and bypass the REF input. Consider the
equivalent input noise (82VRMS) of the MAX1067/
MAX1068 when choosing a reference.
Internal/External Oscillator
Select either an external (0.1MHz to 4.8MHz) or the
internal 4MHz (typ) clock to perform conversions
(Table 6). The external clock shifts data in and out of
the MAX1067/MAX1068 in either clock mode.
When using the internal clock mode, the internal oscil-
lator controls the acquisition and conversion process-
es, while the external oscillator shifts data in and out of
the MAX1067/MAX1068. Turn off the external clock
(SCLK) when the internal clock is on to realize lowest
noise performance. The internal clock remains off in
external clock mode.
Input Buffer
Most applications require an input-buffer amplifier to
achieve 14-bit accuracy. The input amplifier must have
a slew rate of at least 2V/s and a unity-gain bandwidth
of at least 10MHz to complete the required output-volt-
age change before the end of the acquisition time.
At the beginning of the acquisition, the internal sam-
pling capacitor array connects to AIN_ (the amplifier
input), causing some disturbance on the output of the
buffer. Ensure the sampled voltage has settled before
the end of the acquisition time.
Digital Noise
Digital noise can couple to AIN_ and REF. The conver-
sion clock (SCLK) and other digital signals active during
input acquisition contribute noise to the conversion
result. Noise signals, synchronous with the sampling
interval, result in an effective input offset. Asynchronous
signals produce random noise on the input, whose high-
frequency components can be aliased into the frequen-
cy band of interest. Minimize noise by presenting a low
impedance (at the frequencies contained in the noise
signal) at the inputs. This requires bypassing AIN_ to
AGND, or buffering the input with an amplifier that has a
small-signal bandwidth of several megahertz (doing both
is preferable). AIN has a typical bandwidth of 4MHz.
OUTPUT CODE
FULL-SCALE
TRANSITION
11...111
12
3
0
FS
FS - 3/2 LSB
FS = VREF
INPUT VOLTAGE (LSB)
1 LSB =
VREF
16,384
11...110
11...101
00...011
00...010
00...001
00...000
Figure 19. Unipolar Transfer Function, Full Scale (FS) = VREF,
Zero Scale (ZS) = GND
相關(guān)PDF資料
PDF描述
MAX1246ACEE+T IC ADC 12BIT SERIAL 16-QSOP
MAX1166BCUP+ IC ADC 16BIT PARALLEL 20-TSSOP
MAX1165BCUI+ IC ADC 16BIT PARALLEL 28-TSSOP
VI-B2X-MW-F2 CONVERTER MOD DC/DC 5.2V 100W
MAX189BEWE+T IC ADC 12BIT SERIAL LP 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1068CCEG 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1068CCEG+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC MultiCh 14-Bit 200ksps RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1068CCEG+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC MultiCh 14-Bit 200ksps RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1068CCEG-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1068CEEG 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*