- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180472 > MACH215-12JC (LATTICE SEMICONDUCTOR CORP) High-Density EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | MACH215-12JC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High-Density EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 12 ns, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 6/30頁 |
| 文件大?。?/td> | 245K |
| 代理商： | MACH215-12JC |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
14
MACH215-12/15/20 (Com’l)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
(continued)
Parameter
Symbol
Parameter Description
Min
Max
Min
Max
Min
Max
Unit
tPDL
Input, I/O, or Feedback to Output Through
Transparent Input or Output Latch
14
17
22
ns
tSIR
Input Register Setup Time
2
ns
tHIR
Input Register Hold Time
2
2.5
3
ns
tICO
Input Register Clock to Combinatorial Output
15
18
23
ns
tICS
Input Register Clock to Output Register Setup
D-type
12
15
20
ns
T-type
13
16
21
ns
tWICL
LOW
6
8
ns
tWICH
HIGH
6
8
ns
fMAXIR
Maximum Input Register Frequency
1/(tWICL + tWICH)
83.3
62.5
MHz
tSIL
Input Latch Setup Time
2
ns
tHIL
Input Latch Hold Time
2
2.5
3
ns
tIGO
Input Latch Gate to Combinatorial Output
17
20
25
ns
tIGOL
Input Latch Gate to Output Through Transparent
Output Latch
19
22
27
ns
Setup Time from Input, I/O, or Feedback Through
tSLLA
Transparent Input Latch to Product Term Output
7
8
10
ns
Latch Gate
tIGSA
Input Latch Gate to Output Latch Setup Using
7
8
10
ns
Product Term Output Latch Gate
tSLLS
Setup Time from Input, I/O, or Feedback Through
Transparent Input Latch to Global Output Latch Gate
9
12
15
ns
tIGSS
Input Latch Gate to Output Latch Setup Using Global
13
16
21
ns
Output Latch Gate
tWIGL
Input Latch Gate Width LOW
6
8
ns
tPDLL
Input, I/O, or Feedback to Output Through Transparent
Input and Output Latches
16
19
24
ns
tAR
Asynchronous Reset to Registered or Latched Output
16
20
25
ns
tARW
Asynchronous Reset Width (Note 1)
12
15
20
ns
tARR
Asynchronous Reset Recovery Time (Note 1)
8
10
15
ns
tAP
Asynchronous Preset to Registered or Latched Output
16
20
25
ns
tAPW
Asynchronous Preset Width (Note 1)
12
15
20
ns
tAPR
Asynchronous Preset Recovery Time (Note 1)
8
10
15
ns
tEA
Input, I/O, or Feedback to Output Enable (Note 3)
2
12
2
15
2
20
ns
tER
Input, I/O, or Feedback to Output Disable (Note 3)
2
12
2
15
2
20
ns
Notes:
1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified
where frequency may be affected.
2. See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be
used to illustrate both synchronous and asynchronous clock timing. For example, tSS is the tS parameter for synchronous
clocks and tSA is the tS parameter for asynchronous clocks.
3. Parameters measured with 16 outputs switching.
-12
-15
-20
Input Register Clock Width
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH215-15JC | High-Density EE CMOS Programmable Logic |
| MACH215-12 | High-Density EE CMOS Programmable Logic |
| MACH221SP-12YC | High-Performance EE CMOS Programmable Logic |
| MACH221SP-15YC | SUR ABSORBER 7MM 430V 1250A ZNR |
| MACH221SP-7YC | High-Performance EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH21512JC14JI | 制造商:Advanced Micro Devices 功能描述: |
| MACH215-15JC | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic |
| MACH21515JC18JI | 制造商:AMD 功能描述:NEW |
| MACH215-20JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MACH215-24JI | 制造商:Advanced Micro Devices 功能描述:EE PLD, 24 ns, PQCC44 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。