- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180472 > MACH210A-12JC (LATTICE SEMICONDUCTOR CORP) High-Density EE CMOS Programmable Logic PDF資料下載
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
MACH210-12/15/20 (Com’l)
20
CAPACITANCE (Note 1)
Parameter
Symbol
Parameter Description
Test Conditions
Typ
Unit
CIN
Input Capacitance
VIN = 2.0 V
VCC = 5.0 V, TA = 25
°C,
6
pF
COUT
Output Capacitance
VOUT = 2.0 V
f = 1 MHz
8
pF
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
Parameter
Symbol
Parameter Description
Min
Max
Min
Max
Min
Max
Unit
tPD
Input, I/O, or Feedback to Combinatorial Output
(Note 3)
12
15
20
ns
D-type
7
10
13
ns
T-type
8
11
14
ns
tH
Register Data Hold Time
0
ns
tCO
Clock to Output (Note 3)
8
10
12
ns
tWL
Clock
LOW
6
8
ns
tWH
Width
HIGH
6
8
ns
D-type
66.7
50
40
MHz
T-type
62.5
47.6
38.5
MHz
fMAX
D-type
83.3
66.6
50
MHz
T-type
76.9
62.5
47.6
MHz
83.3
62.5
MHz
tSL
Setup Time from Input, I/O, or Feedback to Gate
7
10
13
ns
tHL
Latch Data Hold Time
0
ns
tGO
Gate to Output (Note 3)
10
11
12
ns
tGWL
Gate Width LOW
6
8
ns
tPDL
Input, I/O, or Feedback to Output Through
Transparent Input or Output Latch
14
17
22
ns
tSIR
Input Register Setup Time
2
ns
tHIR
Input Register Hold Time
2
2.5
3
ns
tICO
Input Register Clock to Combinatorial Output
15
18
23
ns
tICS
Input Register Clock to Output Register Setup
12
15
20
ns
13
16
21
ns
tWICL
Input Register
LOW
6
8
ns
tWICH
Clock Width
HIGH
6
8
ns
fMAXIR
Maximum Input Register Frequency
1/(tWICL + tWICH)
83.3
62.5
MHz
tSIL
Input Latch Setup Time
2
ns
tHIL
Input Latch Hold Time
2
2.5
3
ns
tIGO
Input Latch Gate to Combinatorial Output
17
20
25
ns
tIGOL
Input Latch Gate to Output Through Transparent
Output Latch
19
22
27
ns
tSLL
Setup Time from Input, I/O, or Feedback Through
Transparent Input Latch to Output Latch Gate
9
12
15
ns
tIGS
Input Latch Gate to Output Latch Setup
13
16
21
ns
Maximum
Frequency
(Note 1)
Setup Time from Input, I/O,
or Feedback to Clock
External Feedback
1/(tS + tCO)
Internal Feedback (fCNT)
No Feedback
1/(tWL + tWH)
-15
-20
D-type
T-type
tS
-12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH210A-12VC | High-Density EE CMOS Programmable Logic |
| MACH210A-7 | High-Density EE CMOS Programmable Logic |
| MACH215-12JC | High-Density EE CMOS Programmable Logic |
| MACH215-15JC | High-Density EE CMOS Programmable Logic |
| MACH215-12 | High-Density EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH210A-12JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-12VC | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-14JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-18JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH210A-24JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。