參數(shù)資料
型號(hào)： MAC7116VAG50
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP144
封裝： 20 X 20 MM, 0.50 MM PITCH, ROHS COMPLIANT, LQFP-144
文件頁(yè)數(shù)： 10/56頁(yè)
文件大小： 1216K
代理商： MAC7116VAG50
MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.2
Preliminary
Electrical Characteristics
Freescale Semiconductor
18
3.8.3
PLL Characteristics
3.8.4
Crystal Monitor Time-out
The time-out Table 21 shows the delay for the crystal monitor to trigger when the clock stops, either at the high
or at the low level. The corresponding clock period with an ideal 50% duty cycle is twice this time-out value.
3.8.5
Clock Quality Checker
The timing for the clock quality check is derived from the oscillator and the VCO frequency range in
Table 20. These numbers define the upper time limit for the individual check windows to complete.
Table 20. PLL Characteristics
Num C
Rating
Symbol
Min
Typ
Max
Unit
K1
PLL reference frequency, crystal oscillator range
fREF
0.5
—
16
MHz
K2
P Self Clock Mode frequency
fSCM
2—
5.5
MHz
K3
D VCO locking range
fVCO
1
NOTES:
1. If CLKSEL[PLLSEL] is set then the system clock (fSYS) is equal to fVCO, otherwise it is equal to fOSC (table Table 19,
J1a or J1b). Throughout this document, tSYS is used to specify a unit of time equal to 1 ÷ fSYS.
8—
50
MHz
K4
D Lock Detector transition from Acquisition to Tracking mode
|Δ
trk|
3—4
% 2
2. Percentage deviation from target frequency
K5
D Lock Detection
|Δ
Lock|
0—
1.5
% 2
K6
D Un-Lock Detection
|Δ
unl|
0.5
—
2.5
% 2
K7
D Lock Detector transition from Tracking to Acquisition mode
|Δ
unt|
6—8
% 2
K8
C PLLON Total Stabilization delay (Auto Mode) 3
3. PLL stabilization delay is highly dependent on operational requirement and external component values (for
example, crystal and XFC filter component values). Notes 4 and 5 show component values for a typical
configurations. Appropriate XFC filter values should be chosen based on operational requirement of system.
tstab
—0.5 4
4. fOSC = 4 MHz, fVCO = 40 MHz (REFDV = 0x00, SYNR = 0x04), CS = 2.2 nF, CP = 220 pF, RS = 5.6 KΩ.
3 5
5. fOSC = 4 MHz, fVCO = 16 MHz (REFDV = 0x00, SYNR = 0x01), CS = 4.7 nF, CP = 470 pF, RS = 2.7 KΩ.
ms
K9
D PLLON Acquisition mode stabilization delay 3
tacq
—0.3 4
1 5
ms
K10
D PLLON Tracking mode stabilization delay 3
tal
—0.2 4
2 5
ms
K11
D Charge pump current acquisition mode
| i
ch |
—
38.5
—
μA
K12
D Charge pump current tracking mode
| i
ch |
—3.5
—
μA
K13
D Jitter fit VCO loop gain parameter
K1
—
–195
—
MHz/V
K14
D Jitter fit VCO loop frequency parameter
f1
—
126
—
MHz
K15
C Jitter fit parameter 1
j1
——
1.3
% 4
K16
C Jitter fit parameter 2
j2
—
0.12
% 4
Table 21. Crystal Monitor Time-Outs
Min
Typ
Max
Unit
610
18.5
μs
Table 22. CRG Maximum Clock Quality Check Timings
Clock Check Windows
Value
Unit
Check Window
9.1 to 20.0
ms
Timeout Window
0.46 to 1.0
s
相關(guān)PDF資料
PDF描述
MAC7111MAG50 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP144
MAC7136MVM40 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PBGA208
MAC7141VFU40 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
MAC7141VFU50 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP100
MAC7116MPV50 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAC7116VFU50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications
MAC7116VPV50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications
MAC7116VVF50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications
MAC7116VVM50 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications
MAC7121 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Reference Manual
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*