- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359122 > M95256-VDL5T (意法半導(dǎo)體) 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock PDF資料下載
參數(shù)資料
| 型號(hào)： | M95256-VDL5T |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | EEPROM |
| 英文描述： | 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| 中文描述： | 一百二十八分之二百五十六千位串行SPI總線的EEPROM高速時(shí)鐘 |
| 文件頁(yè)數(shù)： | 6/39頁(yè) |
| 文件大小： | 580K |
| 代理商： | M95256-VDL5T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
M95256, M95128
6/39
SIGNAL DESCRIPTION
During all operations, V
CC
must be held stable and
within the specified valid range: V
CC
(min) to
V
CC
(max).
All of the input and output signals must be held
High or Low (according to voltages of V
IH
, V
OH
, V
IL
or V
OL
, as specified in
Table 13.
to
Table 17.
).
These signals are described next.
Serial Data Output (Q).
This output signal is
used to transfer data serially out of the device.
Data is shifted out on the falling edge of Serial
Clock (C).
Serial Data Input (D).
This input signal is used to
transfer data serially into the device. It receives in-
structions, addresses, and the data to be written.
Values are latched on the rising edge of Serial
Clock (C).
Serial Clock (C).
This input signal provides the
timing of the serial interface. Instructions, address-
es, or data present at Serial Data Input (D) are
latched on the rising edge of Serial Clock (C). Data
on Serial Data Output (Q) changes after the falling
edge of Serial Clock (C).
Chip Select (S).
When this input signal is High,
the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write
cycle is in progress, the device will be in the Stand-
by Power mode. Driving Chip Select (S) Low se-
lects the device, placing it in the Active Power
mode.
After Power-up, a falling edge on Chip Select (S)
is required prior to the start of any instruction.
Hold (HOLD).
The Hold (HOLD) signal is used to
pause any serial communications with the device
without deselecting the device.
During the Hold condition, the Serial Data Output
(Q) is high impedance, and Serial Data Input (D)
and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be se-
lected, with Chip Select (S) driven Low.
Write Protect (W).
The main purpose of this in-
put signal is to freeze the size of the area of mem-
ory that is protected against Write instructions (as
specified by the values in the BP1 and BP0 bits of
the Status Register).
This pin must be driven either High or Low, and
must be stable during all write instructions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M95256-VDL6T | 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-VBN1T | 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-VBN3T | 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-RDW3 | 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-RBN1T | 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M95256-VDL6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-VMN1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-VMN3T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-VMN5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95256-VMN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。