- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45053 > M908-02-075.XXXX 75 MHz, OTHER CLOCK GENERATOR, CQCC36 PDF資料下載
參數(shù)資料
| 型號： | M908-02-075.XXXX |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 75 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| 封裝： | 9 X 9 MM, SMT-36 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大?。?/td> | 260K |
| 代理商： | M908-02-075.XXXX |
M908-02 Datasheet Rev 0.3
3 of 6
Revision 013003
Integ r ated Circuit Systems , Inc. ● Comm unications Modules ● www.i cst. com ● tel (508) 852-5400
M908-02
VCSO BASED CLOCK GENERATOR
Preliminar y In f o r m atio n
FUNCTIONAL DESCRIPTION
The M908-02 is a PLL (Phase Locked Loop) based
clock generator that generates output clocks
synchronized to an input reference clock.
The M908-02 combines the flexibility of a VCSO
(Voltage Controlled SAW Oscillator) with the stability of
a crystal oscillator.
Input Reference
The 19.44MHz input reference can either be an external,
discrete crystal device or a stable external clock source
such as a packaged crystal oscillator:
If an external crystal is used with the on-chip crystal
oscillator circuit (XTAL OSC), the external crystal
should be a parallel-resonant, fundamental mode
crystal. Apply it to the XTAL_1 / REF_IN and XTAL_2 input
pins. External crystal load capacitors are also
required.
If an external LVCMOS/LVTTL clock source is used,
apply it to the XTAL_1 / REF_IN input pin.
In either case, the reference clock is supplied directly to
the phase detector of the PLL.
The PLL
The PLL (Phase Locked Loop) includes the phase
detector, the VCSO, and a feedback divider (labeled
“M Divider”).
The feedback divider is a digital circuit that divides the
VCSO output frequency by a numerical value “M” in
order to match the input reference frequency.
By controlling the frequency and phase of the VCSO,
the phase detector precisely locks the frequency and
phase of the feedback divider output to that of the input
reference. This creates an output frequency that is a
multiple of the reference frequency (which is output
from the VCSO).
The relationship between the VCSO output frequency,
the M Divider, and the input reference frequency is
defined as follows:
For the M908-02-155.5200 (see “Ordering Information” on pg. 6):
VCSO output frequency = 155.52MHz
M = 8
Input reference frequency = 19.44MHz
Therefore, for the M908-02-155.5200:
155.52
MHz = 8
19.44
MHz
The VCSO center output frequency of 155.52MHz
enables the product of
to fall within the lock range of the VCSO.
External Loop Filter
To provide stable PLL operation, and thereby a low jitter
output clock, the M908-02 requires the use of an
external loop filter. This is provided via the provided
filter pins (see Figure 4).
Due to the differential signal path design, the
implementation requires two identical complementary
RC filters as shown here.
Figure 4: External Loop Filter
Fvcso
M
Fxtal
×
=
External Loop Filter Component Values
PLL
Bandwidth
Damping
Factor
R loop
C loop R post
C post
395
Hz
2.0
1.5
k
4.70F 20k 3300pF
1.2
kHz
2.9
4.7
k
1.00F 20k 1000pF
10
kHz 1
Note 1: Recommended for most applications
2.4
39.0
k
0.01F 20k
240
pF
×
M
input crystal frequency
×
C
POST
C
POST
VC
nVC
R
POST
nOP_OUT
OP_OUT
R
POST
R
LOOP
R
LOOP
C
LOOP
C
LOOP
OP_IN
nOP_IN
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M908-02-175.XXXX-LF | 175 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M908-02-175.XXXX | 175 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M908-02-155.5200 | 155.52 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M908-02I155.5200 | 155.52 MHz, OTHER CLOCK GENERATOR, CQCC36 |
| M908-02-175.0000 | 175 MHz, OTHER CLOCK GENERATOR, CQCC36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M9081 | 制造商:Tamura Corporation of America 功能描述: |
| M9088 | 制造商:Motorola Inc 功能描述: |
| M9099 | 制造商:Tamura Corporation of America 功能描述: |
| M90C-1006 | 制造商:Teledyne Relays 功能描述: |
| M90C109095C-08 | 制造商:Harwin 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。