- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26788 > M74HC74RM13TR (STMICROELECTRONICS) HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | M74HC74RM13TR |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 鎖存器 |
| 英文描述： | HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| 封裝： | SOP-14 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 455K |
| 代理商： | M74HC74RM13TR |
M74HC74
5/12
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
CAPACITIVE CHARACTERISTICS
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/2 (per FLIP/
FLOP)
Symbol
Parameter
Test Condition
Value
Unit
VCC
(V)
TA = 25°C
-40 to 85°C
-55 to 125°C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
tTLH tTHL Output Transition
Time
2.0
30
75
95
110
ns
4.5
8
151922
6.0
7
131619
tPLH tPHL Propagation Delay
Time (CK - Q, Q)
2.0
48
150
190
225
ns
4.5
16
30
38
45
6.0
13
26
32
38
tPLH tPHL Propagation Delay
Time (CLR, PR -
Q, Q)
2.0
51
150
190
225
ns
4.5
17
30
38
45
6.0
15
26
32
38
fMAX
Maximum Clock
Frequency
2.0
6.2
21
5
4.2
MHz
4.5
31
63
25
21
6.0
37
67
30
25
tW(H)
tW(L)
Minimum Pulse
Width (CK)
2.0
18
75
95
110
ns
4.5
6
151922
6.0
6
131619
tW(L)
Minimum Pulse
Width (CLR, PR)
2.0
21
75
95
110
ns
4.5
7
151922
6.0
6
131619
ts
Minimum Set-up
Time
2.0
15
75
95
110
ns
4.5
4
151922
6.0
3
131619
th
Minimum Hold
Time
2.0
0
ns
4.5
0
6.0
0
tREM
Minimum Removal
Time (CLR, PR to
CK)
2.0
0
253035
ns
4.5
0
5
6
7
6.0
0
4
5
6
Symbol
Parameter
Test Condition
Value
Unit
VCC
(V)
TA = 25°C
-40 to 85°C
-55 to 125°C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
CIN
Input Capacitance
5.0
5
101010
pF
CPD
Power Dissipation
Capacitance (note
1)
5.0
34
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M74HC74M1R | HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| M74HC74TTR | HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| M74HC75B1N | HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16 |
| M74HC75RM13TR | HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDSO16 |
| M74HC75TTR | HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M74HC74RM13TR-CUT TAPE | 制造商:ST 功能描述:74HC Series CMOS Dual D Type Flip Flop With Preset & Clear Surface Mount-SOIC-14 |
| M74HC74TTR | 功能描述:觸發(fā)器 Dual "D" Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| M74HC75B1R | 功能描述:閉鎖 4-Bit "D" Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| M74HC75RM13TR | 功能描述:閉鎖 4 BIT D TYPE LATCH RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| M74HC75TTR | 功能描述:閉鎖 4-Bit "D" Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。