- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359099 > M74HC4094TTR (意法半導(dǎo)體) 12-Bit DAC Parallel Voltage Out Pgrmable Int Ref Settling Time, Pwr Consumption, 8-bit uC Comp Int 20-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | M74HC4094TTR |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | DAC |
| 英文描述： | 12-Bit DAC Parallel Voltage Out Pgrmable Int Ref Settling Time, Pwr Consumption, 8-bit uC Comp Int 20-SOIC -40 to 85 |
| 中文描述： | 8位國家知識(shí)產(chǎn)權(quán)局位移鎖存寄存器（3態(tài)） |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 575K |
| 代理商： | M74HC4094TTR |
1/12
January 2003
I
HIGH SPEED :
f
MAX
= 80 MHz (TYP.) at V
CC
= 6V
LOW POWER DISSIPATION:
I
CC
=4
μ
A(MAX.) at T
A
=25°C
HIGH NOISE IMMUNITY:
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 4mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
WIDE OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 4094
I
I
I
I
I
I
DESCRIPTION
The M74HC4094 is an high speed CMOS 8 BIT
SIPO SHIFT LATCH REGISTER fabricated with
silicon gate C
2
MOS technology.
This device consists of an 8 bit shift register and
an 8 bit latch with 3 state output buffer. Data is
shifted serially trough the shift register on the
positive going transition of the clock input signal.
The output of the last stage (Qs) can be used to
cascade several devices.
Data on the Qs output is transferred to a second
output (Qs’) on the following negative transition of
the clock input signal. The data of each stage of
the shift register is provided with a latch, which
latches data on the negative going transition of the
STROBE input signal. When the STROBE input is
held high, data propagates through the latch to a
3-state output buffer.
This buffer is enabled when OUTPUT ENABLE
input is taken high.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC4094
8 BIT SIPO SHIFT LATCH REGISTER (3-STATE)
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
TUBE
T & R
DIP
SOP
TSSOP
M74HC4094B1R
M74HC4094M1R
M74HC4094RM13TR
M74HC4094TTR
TSSOP
DIP
SOP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M74HC423 | DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
| M74HC423A | 12-Bit DAC Parallel Voltage Out Pgrmable Int Ref Settling Time, Pwr Consumption, 8-bit uC Comp Int 20-TSSOP -40 to 85 |
| M74HC423AB1R | 12-Bit DAC Parallel Voltage Out Pgrmable Int Ref Settling Time, Pwr Consumption, 8-bit uC Comp Int 20-TSSOP -40 to 85 |
| M74HC423AF1R | DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
| M74HC423B1R | DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M74HC4094YRM13TR | 制造商:STMicroelectronics 功能描述: |
| M74HC4094YTTR | 功能描述:IC SHIFT REG LATCH 8BIT 16TSSOP 制造商:stmicroelectronics 系列:汽車級(jí)，AEC-Q100，74HC 包裝:剪切帶（CT） 零件狀態(tài):有效 邏輯類型:移位寄存器 輸出類型:三態(tài) 元件數(shù):1 每元件位數(shù):8 功能:串行至并行 電壓 - 電源:2 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:1 |
| M74HC42 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BCD TO DECIMAL DECODER |
| M74HC423 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
| M74HC423A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。