- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26786 > M74HC40103RM13TR (STMICROELECTRONICS) HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | M74HC40103RM13TR |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 計數(shù)器 |
| 英文描述： | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDSO16 |
| 封裝： | SO-16 |
| 文件頁數(shù)： | 14/16頁 |
| 文件大小： | 691K |
| 代理商： | M74HC40103RM13TR |
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
M74HC40103
7/16
FUNCTIONAL DESCRIPTION
This device is an 8-stage presettable synchronous
down counter. Carry Out/Zero Detect (CO/ZD) is
output at the "L" level for the period of 1 bit when
the readout becomes "0". This device adopts
8-bit-binary counter decimal notation, making
setting up to 255 counts possible.
COUNT OPERATION
At the "H" level of control input of CLEAR, SPE
and APE, the counter carriers out down count
operation one by one at the rise of pulse given to
CLOCK input. Count operation can be inhibited by
setting Carry Input/Clock Enable CI/CE to the "H"
level.
CO/ZD is output at the "L" level when the readout
becomes "0" but is not output even if the readout
becomes "0" when CI/CE is at the "H" level, thus
maintaining the "H" level.
Synchronous cascade operation can be carried
out by using CI/CE input and CO/ZD output.
The contents of count jump to maximum count
(255) if clock is given when the readout is "0".
Therefore, operation of 256-frequency division is
carried out when clock input alone is given without
various kinds of preset operation.
PRESET AND RESET OPERATION
When Clear (CLEAR) input is set to the "L" level,
the readout is set to the maximum count
independently
of
other
inputs.
When
Asynchronous Preset Enable (APE) input is set to
the "L" level, readouts given on J0 to J7 can be
preset
asynchronously
to
the
counter
independently of inputs other than CLEAR input.
When Synchronous Preset Enable (SPE) is set to
the "L" level the readouts given on J0 to J7 can be
preset to counter synchronously with the rise of
clock. As to these operation mode, refer to the
truth table.
INPUTS
OUTPUT
CLEAR
APE
SPE
JTE
CLOCK
Qn + 1
L
XXX
X
L
H
LXL
X
L
HL
X
H
X
H
HH
L
X
L
HH
L
H
X
H
HH
L
X
Qn
HHH
X
L
Qn
HHH
X
H
X
Qn
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M74HC40103M1R | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDSO16 |
| M74HC4011M1R | HC/UH SERIES, SEVEN SEGMENT DECODER/DRIVER, TRUE OUTPUT, PDSO16 |
| M74HC4017F1 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16 |
| M54HC4017F1 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16 |
| M74HC4017B1N | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M74HC40103TTR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER |
| M74HC4011B1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BCD TO 7 SEGMENT LATCH/DECODER DRIVER |
| M74HC4011C1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BCD TO 7 SEGMENT LATCH/DECODER DRIVER |
| M74HC4011M1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BCD TO 7 SEGMENT LATCH/DECODER DRIVER |
| M74HC4016 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD BILATERAL SWITCH |
發(fā)布緊急采購，3分鐘左右您將得到回復。