- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377835 > M7040N (意法半導(dǎo)體) 64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE PDF資料下載
參數(shù)資料
| 型號(hào)： | M7040N |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE |
| 中文描述： | 64K的× 72位的網(wǎng)絡(luò)數(shù)據(jù)包進(jìn)入搜索引擎 |
| 文件頁(yè)數(shù)： | 120/159頁(yè) |
| 文件大小： | 1088K |
| 代理商： | M7040N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)當(dāng)前第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
M7040N
120/159
LEARN COMMAND
Bit [0] of each 72-bit data location specifies wheth-
er an entry in the database is occupied. If all the
entries in a device are occupied, the device as-
serts FULO signal to inform the downstream de-
vices that it is full.
The result of this communication between depth-
cascaded devices determines the global FULL
signal for the entire table. The FULL signal in the
last device determines the fullness of the depth-
cascaded table.
In a depth-cascaded table, only a single device will
learn the entry through the application of a LEARN
Instruction. The determination of which device is
going to learn is based on the FULI and FULO sig-
nalling between the devices. The first non-full de-
vice learns the entry by storing the contents of the
specified comparand registers to the location(s)
pointed to by NFA.
In a x72-configured table the LEARN command
writes a single 72-bit location. In a x144-config-
ured table the LEARN command writes the next
even and odd 72-bit locations. In 144-bit mode,
Bit[0] of the even and odd 72-bit locations is '0,'
which indicates they are cascaded empty, or '1,'
which indicates they are occupied.
The global FULL signal indicates to the Table Con-
troller (the host ASIC) that all entries within a block
are occupied and that no more entries can be
learned. The M7040N updates the signal after
each WRITE or LEARN command to a data array.
The LEARN command generates a WRITE cycle
to the external SRAM, also using the NFA register
as part of the SRAM address (see SRAM AD-
DRESSING, page 128).
The LEARN command is supported on a single
block containing up to eight devices if the table is
configured either as a x72 or a x144. The LEARN
command is not supported for x288-configured ta-
bles.
LEARN is a pipelined operation and lasts for two
CLK cycles, as shown in Figure 90, page 121
where TLSZ = 00, and Figure 91, page 122 and
Figure 92, page 123 where TLSZ = 01 (which as-
sume the device performing the LEARN operation
is not the last device in the table and has its LRAM
Bit set to '0.'
Note:
The OE_L for the device with the LRAM Bit
set goes high for two cycles for each LEARN (one
during the SRAM WRITE cycle, and one the cycle
before). The latency of the SRAM WRITE cycle
from the second cycle of the Instruction is shown
in Table 51, page 123.
The sequence of operation is as follows:
–
Cycle 1A
: The host ASIC applies the LEARN In-
struction on the CMD[1:0], using CMDV = 1.
The CMD[5:2] field specifies the index of the
comparand register pair that will be written in
the data array in the 144-bit-configured table.
For a LEARN in a 72-bit-configured table, the
even-numbered comparands specified by this
index will be written. CMD[8:6] carries the bits
that will be driven on SADR[23:21] in the SRAM
WRITE cycle.
–
Cycle 1B
: The host ASIC continues to drive
CMDV to '1,' CMD[1:0] to '11,' and CMD[5:2]
with the comparand pair index. CMD[6] must be
set to '0' if the LEARN is being performed on a
72-bit-configured table, and to '1' if the LEARN
is being performed on a 144-bit-configured ta-
ble.
–
Cycle 2:
The host ASIC drives the CMDV to '0.'
At the end of Cycle 2, a new instruction can be-
gin. The latency of the SRAM WRITE is the
same as the search to the SRAM READ Cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M7040N-066ZA1T | CAP 0.01PF 50V 10% X7R AXIAL BULK P-MIL-PRF-39014 |
| M7040N-083ZA1T | CAP 5600PF 100V 10% X7R AXIAL BULK P-MIL-PRF-39014 |
| M7040N-100ZA1T | 64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE |
| M708 | PCM REMOTE CONTROL TRANSMITTER |
| M708A | PCM REMOTE CONTROL TRANSMITTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M7040N-066ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE |
| M7040N-083ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE |
| M7040N-100ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64K x 72-bit Entry NETWORK PACKET SEARCH ENGINE |
| M7041 | 制造商:Tamura Corporation of America 功能描述: |
| M7045 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。