- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359090 > M68AW511A (意法半導(dǎo)體) 4 Mbit (512K x8) 3.0V Asynchronous SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | M68AW511A |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| 中文描述： | 4兆位（為512k × 8）3.0V異步SRAM |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 132K |
| 代理商： | M68AW511A |
13/18
M68AW511A
Figure 12. Low V
CC
Data Retention AC Waveforms
Table 9. Low V
CC
Data Retention Characteristics
Symbol
Parameter
Note: 1. All other Inputs at V
IH
≥
V
CC
–0.2V or V
IL
≤
0.2V.
2. Tested initially and after any design or process may affect these parameters. t
AVAV
is Read cycle time.
3. No input may exceed V
CC
+0.2V.
Test Condition
Min
Typ
Max
Unit
I
CCDR (1)
Supply Current (Data Retention)
V
CC
= 1.5V, E
≥
V
CC
– 0.2V, f = 0
(3)
4.5
9
μA
t
CDR (1,2)
Chip Disable to Power Down
0
ns
t
R (2)
Operation Recovery Time
t
AVAV
ns
V
DR (1)
Supply Voltage (Data Retention)
E
≥
V
CC
– 0.2V, f = 0
1.5
V
AI05447
DATA RETENTION MODE
tR
3.6V
tCDR
VCC 2.7V
VDR > 1.5V
E
E
≥
VDR – 0.2V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68AW511AL55MC1T | 4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL55MC6T | 4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL55NC1T | 4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL55NC6T | 4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL70MC1T | 4 Mbit (512K x8) 3.0V Asynchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68AW511AL55MC1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL55MC6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL55NC1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (512K x8) 3.0V Asynchronous SRAM |
| M68AW511AL55NC6 | 制造商:STME 功能描述: |
| M68AW511AL55NC6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit (512K x8) 3.0V Asynchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。