- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359088 > M68AW064FL55ZB6T (意法半導(dǎo)體) 1 Mbit 64K x16 3.0V Asynchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | M68AW064FL55ZB6T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 1 Mbit 64K x16 3.0V Asynchronous SRAM |
| 中文描述： | 1兆位64K的x16 3.0V異步SRAM |
| 文件頁數(shù)： | 8/18頁 |
| 文件大?。?/td> | 265K |
| 代理商： | M68AW064FL55ZB6T |
M68AW064F
8/18
OPERATION
The M68AW064F has a Chip Enable power down
feature which invokes an automatic standby mode
whenever either Chip Enable is de-asserted
(E = High) or LB and UB are de-asserted (LB and
UB = High). An Output Enable (G) signal provides
a high speed tri-state control, allowing fast read/
write cycles to be achieved with the common I/O
data bus. Operational modes are determined by
device control inputs W, E, LB and UB as summa-
rized in the Operating Modes table (see Table 6).
Table 6. Operating Modes
Note: 1. X = V
IH
or V
IL
.
Read Mode
The M68AW064F is in the Read mode whenever
Write Enable (W) is High with Output Enable (G)
Low, and Chip Enable (E) is asserted. This pro-
vides access to data from eight or sixteen, de-
pending on the status of the signal UB and LB, of
the 1,048,576 locations in the static memory array,
specified by the 16 address inputs. Valid data will
be available at the eight or sixteen output pins
within t
AVQV
after the last stable address, provid-
ing G is Low and E is Low. If Chip Enable or Output
Enable access times are not met, data access will
be measured from the limiting parameter (t
ELQV
,
t
GLQV
or t
BLQV
) rather than the address. Data out
may be indeterminate at t
ELQX
, t
GLQX
and t
BLQX
but data lines will always be valid at t
AVQV
.
Figure 7. Address Controlled, Read Mode AC Waveforms
Note: E = Low, G = Low, W = High, UB = Low and/or LB = Low.
Operation
E
W
G
LB
UB
DQ0-DQ7
DQ8-DQ15
Power
Deselected/Power-down
V
IH
X
X
X
X
Hi-Z
Hi-Z
Standby (I
SB
)
Deselected/Power-down
X
X
X
V
IH
V
IH
Hi-Z
Hi-Z
Standby (I
SB
)
Lower Byte Read
V
IL
V
IH
V
IL
V
IL
V
IH
Data Output
Hi-Z
Active (I
CC
)
Lower Byte Write
V
IL
V
IL
X
V
IL
V
IH
Data Input
Hi-Z
Active (I
CC
)
Output Disabled
V
IL
X
V
IH
V
IL
X
Hi-Z
Hi-Z
Active (I
CC
)
Output Disabled
V
IL
X
V
IH
X
V
IL
Hi-Z
Hi-Z
Active (I
CC
)
Upper Byte Read
V
IL
V
IH
V
IL
V
IH
V
IL
Hi-Z
Data Output
Active (I
CC
)
Upper Byte Write
V
IL
V
IL
X
V
IH
V
IL
Hi-Z
Data Input
Active (I
CC
)
Word Read
V
IL
V
IH
V
IL
V
IL
V
IL
Data Output
Data Output
Active (I
CC
)
Word Write
V
IL
V
IL
X
V
IL
V
IL
Data Input
Data Input
Active (I
CC
)
AI04876
tAVAV
tAVQV
tAXQX
A0-A15
DQ0-DQ15
VALID
DATA VALID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68AW064FL70ZB6T | 1 Mbit 64K x16 3.0V Asynchronous SRAM |
| M68AW064F | CAC 6C 6#16S PIN PLUG |
| M68AW127BM10MC1T | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
| M68AW127BM10MC6T | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
| M68AW127BM10N1T | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68AW064FL70ZB1 | 制造商:STMicroelectronics 功能描述: |
| M68AW064FL70ZB1T | 制造商:STMicroelectronics 功能描述: |
| M68AW064FL70ZB6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64K x16 3.0V Asynchronous SRAM |
| M68AW064FZB | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64K x16 3.0V Asynchronous SRAM |
| M68AW127 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1Mbit 128K x8, 3.0V Asynchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。