- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359088 > M68AF031AM55N1T (意法半導體) 256 Kbit (32K x 8) 5.0V Asynchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | M68AF031AM55N1T |
| 廠商： | 意法半導體 |
| 英文描述： | 256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| 中文描述： | 256千位（32K的× 8）5.0V異步SRAM |
| 文件頁數(shù)： | 13/22頁 |
| 文件大?。?/td> | 383K |
| 代理商： | M68AF031AM55N1T |
13/22
M68AF031A
Write Mode
The M68AF031A is in the Write mode whenever
the W and E are Low. Either the Chip Enable input
(E) or the Write Enable input (W) must be de-
asserted
during
Address
subsequent write cycles. When E (W) is Low, write
cycle begins on the W (E)'s falling edge.
Therefore, address setup time is referenced to
Write Enable or Chip Enable as t
AVWL
and t
AVEL
respectively, and is determined by the latter
occurring edge.
transitions
for
The Write cycle can be terminated by the earlier
rising edge of E or W.
If the Output is enabled (E = Low, G = Low), then
W will return the outputs to high impedance within
t
WLQZ
of its falling edge. Care must be taken to
avoid bus contention in this type of operation. Data
input must be valid for t
DVWH
before the rising
edge of Write Enable, or for t
DVEH
before the rising
edge of E, whichever occurs first, and remain valid
for t
WHDX
and t
EHDX
respectively.
Figure 13. Write Enable Controlled, Write AC Waveforms
Note: 1. During this period DQ0-DQ7 are in output state and input signals should not be applied.
Figure 14. Chip Enable Controlled, Write AC Waveforms
AI05941
tAVAV
tWHAX
tDVWH
DATA INPUT
A0-A14
E
W
DQ0-DQ7
VALID
tAVWH
tWLWH
tAVWL
tWLQZ
tWHDX
tWHQX
tELWH
DATA
(1)
DATA
(1)
AI05942
tAVAV
tEHAX
tDVEH
A0-A14
E
W
DQ0-DQ7
VALID
tAVEH
tAVEL
tELEH
tEHDX
DATA INPUT
tWLEH
相關PDF資料 |
PDF描述 |
|---|---|
| M68AF031AM55N6E | 256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM55N6F | 256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM55N6T | 256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM70NS1T | 256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM70NS6T | 256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M68AF031AM55N6 | 制造商:STMicroelectronics 功能描述: |
| M68AF031AM55N6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM55N6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM55N6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
| M68AF031AM55NS1E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit (32K x 8) 5.0V Asynchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。