參數(shù)資料
型號(hào): M672
英文描述: VCSO WITH SELECTABLE OUTPUT FREQUENCY DIVIDER
中文描述: 才能開(kāi)發(fā)出復(fù)雜可選輸出分頻器
文件頁(yè)數(shù): 1/4頁(yè)
文件大?。?/td> 151K
代理商: M672
M672 Datasheet Rev 0.2
M672 VCSO with Selectable Output Frequency Divider
Revised 07Apr2004
Integrated Circuit Systems, Inc.
Communications Modules
www.icst.com
tel (508) 852-5400
M672
VCSO
WITH
S
ELECTABLE
O
UTPUT
F
REQUENCY
D
IVIDER
Integrated
Circuit
Systems, Inc.
P r e l i m i n a r y I n f o r m a t i o n
G
ENERAL
D
ESCRIPTION
The M672 is a Voltage Controlled SAW Oscillator
(VCSO) with a selectable output frequency
divider. The output frequency can be
pin-selected to be either the VCSO
fundamental frequency (Fvcso) or a
fraction of Fvcso (
1
/
8
,
1
/
4
, or
1
/
2
depending
on frequency and order code). Available center
fundamental frequencies for the VCSO are between
125 and 700MHz. Divided
Fvcso frequencies are in the
60 to 175MHz range.
The M672 SAW (surface acoustic
wave) VCO is a high Q frequency source for low-jitter
clock generation. It is well suited for phase-locked loop
implementations, clock and data recovery circuits, and
other timing applications in telecom and optical fiber
networking systems (e.g., SONET/SDH).
F
EATURES
Selectable divider chooses one of two output
frequencies; the Fvcso or its divided output frequency
Low phase jitter 0.2ps rms typical (50kHz to 80MHz)
Differential 3.3V LVPECL output
Single 3.3V power supply
Small 5 x 7.5mm SMT (surface mount) package
P
IN
A
SSIGNMENT
(5 x 7.5mm SMT)
Figure 1: Pin Assignment
Sample of
A
vailable
O
utput Frequencies
B
LOCK
D
IAGRAM
Figure 2: Block Diagram
VCS
O
Center
Fundamental
Frequency
1
(MHz)
Note 1: Specify VCSO center frequency and valid
corresponding P divider value at time of order.
See Ordering Information on pg. 4.
Corresponding
P Divider
1
O
utput Frequency
Selections
(MHz)
622.0800
4
622.0800, 155.5200
622.0800
8
622.0800, 77.7600
311.0400
2
311.0400, 155.5200
155.5200
2
155.5200, 77.7600
Table 1: Sample of Available Output Frequencies
(Top View)
1
2
3
4
5
6
V
P
V
n
G
F
M672
P_SEL
VIN
FOUT
nFOUT
SAW Delay Line
Phase
Shifter
M672
P Divider
P=1 (P_SEL=0)
or
d
(P_SEL=1) *
*
The P divider value
d
(4, 8, or 2) is specified as part
of the order number (format is M672-
d
-
xx
).
相關(guān)PDF資料
PDF描述
M68020 The first full 32-bit implementation of the M68000 family of microprocessors from Motorola
M685-01-BA-BH DUAL SAW, SELECTABLE FREQUENCY VCSO
M685-01-BB-BD DUAL SAW, SELECTABLE FREQUENCY VCSO
M68AF031AM70N CLAMP
M68AF031AL55NS6F 256 Kbit (32K x 8) 5.0V Asynchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M67204F 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Radiation Tolerant FIFOs
M67204H 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Rad. Tolerant High Speed 4 Kb x 9 Parallel FIFO
M672061F 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Radiation Tolerant FIFOs
M672061H 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO with Programmable Flag
M67206F 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Radiation Tolerant FIFOs