• 參數(shù)資料
    型號(hào): M66596FP
    元件分類: 總線控制器
    英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
    封裝: 0.50 MM PITCH, LQFP-64
    文件頁數(shù): 127/133頁
    文件大小: 1611K
    代理商: M66596FP
    M66596FP/WG
    rev .1.00
    2006.3.14
    page 91 of 127
    3.8.1
    Interval counter in the Host mode
    3.8.1.1 Overview
    Set the interval of a transaction as the IITV bit of PIPEPERI at the Interrupt transfer. This controller sends out the
    token of Interrupt transfer according to the IITV bit.
    3.8.1.2 Initialization of a counter
    The conditions on which this controller initializes an interval counter are as follows.
    (1) H/W reset
    IITV
    bit is initialized.
    (2) S/W reset
    IITV
    bit is initialized.
    (3) The return from Low-power sleep state
    An IITV bit is initialized.
    (4) Buffer memory initialization by ACLRM
    A count is initialized although an IITV bit is not initialized. By setting an ACLRM bit to 0, the setting value of
    IITV
    is counted from the beginning.
    In the following cases, an interval counter is not initialized.
    (1) USB bus reset, USB suspensd
    An IITV bit is not initialized. By setting a UACT bit to 1, a count is started from the value before considering
    as USB bus reset or a USB suspend state.
    3.8.1.3 When a token is not transmitted
    When as follows, a token is not transmitted even if it is the transmitting timing of a token. In such a case,
    execution of a transaction is tried at the next interval.
    (1) When PID is set as NAK or STALL
    (2) When a buffer memory is not empty at the time of transmission of the IN direction (reception).
    (3) When there is no transmitting data in a buffer memory at the time of transmission of the OUT direction
    (transmission).
    3.9 Isochronous transfers(PIPE1-2)
    The controller is equipped with the following functions pertaining to isochronous transfers.
    (1)
    Notification of isochronous transfer error information
    (2)
    Interval counter (specified by the IITV bit)
    (3)
    Isochronous IN transfer data setup control (IDLY function)
    (4)
    Isochronous IN transfer buffer flush function (specified by the IFIS bit)
    (5)
    SOF pulse output function
    The controller does not support the High-Bandwidth transfers of isochronous transfers.
    相關(guān)PDF資料
    PDF描述
    M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
    M6XXLFXI OTHER CLOCK GENERATOR, QCC16
    M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
    M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
    M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
    M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
    M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
    M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
    M6668 制造商:Tamura Corporation of America 功能描述: