- 您現(xiàn)在的位置：買賣IC網 > PDF目錄98008 > M66290AGP UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 PDF資料下載
參數資料
| 型號： | M66290AGP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| 封裝： | LQFP-48 |
| 文件頁數： | 3/54頁 |
| 文件大?。?/td> | 452K |
| 代理商： | M66290AGP |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
USB DEVICE CONTROLLER
M66290AGP/FP
MITSUBISHI <DIGITAL ASSP>
10
(2) Interrupts
There are eight f actors of interrupt to CPU.
When interrupt occurred, the f actor can be known to
ref er to "Interrupt Status Register 0" and "Interrupt
Status Register 1".
These interrupts can be set of its enable/disable
independently to set "Interrupt Enable Register 0"
and "Interrupt Enable Register 1".
If disable is set, interrupt is not occurred but interrupt
status f lag is set.
Each f actor of interrupt is shown in the table below,
and also describes below the interrupt conditions and
how to deal with the interrupt.
VBUS
Vbus interrupt
(connec/shut-down detect)
Status bit
Name
Change of the Vbus input
(both "L" to "H" and "H" to "L")
Vbus
RESM
Resume detect interrupt
Abstract of interrupt f actor
Resume signal receiv ed in suspended
SOFR
SOF detect interrupt
Receiv ed SOF
DVST
dev ice state transition
interrupt
Shif t of dev ice state
DVSQ[2:0]
CTRT
Control transf er
stage transition interrupt
Stage shif t of control transf er
CTSQ[2:0]
BEMP
Endpoint buff er
empty /size-ov er interrupt
In each endpoint, when data transmit of all buff er
is ended and buff er is empty , or in OUT transf er,
receiv ed packet which exceeds max packet size.
EPB_EMP_OVR[5:0]
INTN
Endpoint buff er not ready
interrupt
When buff er is in not ready state (SIE cannot read
and write) to IN/OUT token of each endpoint.
EPB_NRDY [5:0]
INTR
Endpoint buff er ready
interrupt
When buff er of each endpoint became ready
(read enable/write enable)
EPB_RDY [5:0]
Relational status bit
Vbus (connect/shut down) interrupt (VBUS)
Interrupt occurs when Vbus input state is changed
(both "L" to "H" and "H" to "L").
To know Vbus input state, conf irm the Vbus bit of
interrupt status register 0. Conf irmation of Vbus bit
must be done af ter enabled internal clock operation.
This interrupt can be occurred ev en if the internal
clock(sck) is halted. To clear the status f lag, enables
the internal clock(sck) in operation and then write "0".
If the internal clock(sck) is halted, status f lag can not
be cleared.
This interrupt is usef ul to detect connect/shut-down of
USB f or prepareration/close of USB transf ers.
Summary of interrupts
Resume detect interrupt (RESM)
If dev ice state is in suspended state and resume interrupt
enable f lag is set, interrupt occurs when USB bus state
is changed ("J" to "K" or "SE0").
This interrupt can be occurred ev en if the internal
clock(sck) is halted. To clear the status f lag, set the
internal clock(sck) in operation and then write "0". If the
internal clock(sck) is halted, status f lag can not be
cleared.
SOF detect interrupt (SOFR)
Interrupt occurs when detect SOF.
Device state transition interrupt (DVST)
M66290A manages the dev ice state by H/W.
It manages Powered, Def ault, Address, Conf igured, and
Suspended state. Dev ice state can be known to ref er to
"Interrupt Status Register 0".
As to dev ice state shif t, see the item of "Dev ice state
shif t" in "(3) Control transf er/emulation" in the latter part.
Dev ice state transition interrupt occurs when dev ice state
shif ted. The number of f actors is f our, that is, USB bus
reset detect, suspend detect, execution of "Set Address",
and execution of "Set Conf iguration".
USB reset is detected when SE0 state ov er 2.5us is
continued on D+, D- terminal.
Suspend is detected when idle state ov er 3ms is
continued on D+, D- terminal.
相關PDF資料 |
PDF描述 |
|---|---|
| M66290AFP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M66291GP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M68HC08AZ0 | 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP100 |
| M69030 | GRAPHICS PROCESSOR, PBGA278 |
| MA4T85633 | C BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M66291GP | 制造商:Renesas Electronics Corporation 功能描述: |
| M66291GP#201 | 制造商:Renesas Electronics Corporation 功能描述:IC ASSP USB2.0 DEVICE CONTROLLER 48LQFP |
| M66291GP#RB0S | 功能描述:IC USB CONTROLLER GEN-PUR 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| M66291GPRB0S | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Device Controller,LQFP48 |
| M66291HP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Device Controller) |
發(fā)布緊急采購，3分鐘左右您將得到回復。