MITSUBISHI ELECTRIC
M5M5W816TP-70HI, 85HI
2001.4.11 Ver. 2.0
8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM
MITSUBISHI LSIs
PRELIMINARY
Some parametric limits are subject to change
2
FUNCTION
The M5M5W816TP is organized as 524288-words by 16-
bit. These devices operate on a single +2.7~3.0V power
supply, and are directly TTL compatible to both input and
output. Its fully static circuit needs no clocks and no
refresh, and makes it useful.
The operation mode are determined by a combination of
the device control inputs BC1# , BC2# , S# , W# and
OE#. Each mode is summarized in the function table.
A write operation is executed whenever the low level W#
overlaps with the low level BC1# and/or BC2# and the low
level S#. The address(A0~A18) must be set up before the
write cycle and must be stable during the entire cycle.
A read operation is executed by setting W# at a high
level and OE# at a low level while BC1# and/or BC2# and
S# are in an active state(S#=L).
When setting BC1# at the high level and other pins are
in an active stage , upper-byte are in a selectable mode in
which both reading and writing are enabled, and lower-byte
are in a non-selectable mode. And when setting BC2# at a
high level and other pins are in an active stage, lower-
byte are in a selectable mode and upper-byte are in a
non-selectable mode.
The operating temperature range is -40 ~ +85°C
When setting BC1# and BC2# at a high level or S# at a high
level, the chips are in a non-selectable mode in which both
reading and writing are disabled. In this mode, the output
stage is in a high-impedance state, allowing OR-tie with other
chips and memory expansion by BC1#, BC2# and S#.
The power supply current is reduced as low as 0.1μA(25°C,
typical), and the memory data can be held at +2.0V power
supply, enabling battery back-up operation during power
failure or power-down operation in the non-selected mode.
BLOCK DIAGRAM
MEMORY ARRAY
524288 WORDS
x 16 BITS
CLOCK
GENERATOR
A
0
A
1
A
17
A
18
BC1#
W#
OE#
DQ
8
DQ
1
DQ
16
DQ
9
-
Vcc
GND
S#
FUNCTION TABLE
S#
Mode
W#
BC1# BC2#
OE#
DQ1~8
High-Z
DQ9~16
High-Z Standby
Icc
L
L
L
L
L
L
L
L
L
X
High-Z High-Z
Din
Dout
High-Z High-Z
High-Z
High-Z
X
L
H
X
L
L
H
H
L
H
L
L
L
H
H
H
H
H
L
L
High-Z
High-Z
Active
Active
Active
Active
Active
Read
H
L
L
L
Active
Active
L
High-Z
Din
High-Z
Active
H
L
H
X
H
High-Z
L
Dout
H
L
L
Read
Dout
Active
L
Write
Din
H
High-Z
Non selection
Write
H
H
X
X
Standby
Write
Read
Din
Dout
X
X
X
X
Non selection
H
BC2#