參數(shù)資料
型號： M5LV-128/68-10VC
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 15/42頁
文件大?。?/td> 0K
描述： IC CPLD 128MC 68I/O 100TQFP
標(biāo)準(zhǔn)包裝： 90
系列： MACH® 5
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1)： 10.0ns
電壓電源 - 內(nèi)部： 3 V ~ 3.6 V
宏單元數(shù)： 128
輸入/輸出數(shù)： 68
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
包裝： 托盤
22
MACH 5 Family
ABSOLUTE MAXIMUM RATINGS
M5LV
Storage Temperature . . . . . . . . . . . . . . . . . . . -65
°C to +150°C
Device Junction Temperature. . . . . . . . . . . . . . . . . . . . +130
°C
Supply Voltage
with Respect to Ground . . . . . . . . . . . . . . . . .-0.5 V to +4.5 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 5.5 V
Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . . . 2000 V
Latchup Current (-40
°C to +85°C) . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause per-
manent device failure. Functionality at or above these limits is not implied. Expo-
sure to Absolute Maximum Ratings for extended periods may affect device
reliability.
OPERATING RANGES
Commercial (C) Devices
Ambient Temperature (TA)
Operating in Free Air . . . . . . . . . . . . . . . . . . . . . 0
°C to +70°C
Supply Voltage (VCC)
with Respect to Ground. . . . . . . . . . . . . . . . +3.0 V to +3.6 V
Industrial (I) Devices
Ambient Temperature (TA)
Operating in Free Air . . . . . . . . . . . . . . . . . . . .-40
°C to +85°C
Supply Voltage (VCC)
with Respect to Ground. . . . . . . . . . . . . . . . +3.0 V to +3.6 V
Operating ranges define those limits between which the
functionality of the device is guaranteed.
Notes:
1.
Total IOL between ground pins should not exceed 64 mA.
2.
These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3.
I/O pin leakage is the worst case of IIL and IOZL or IIH and IOZH.
4.
Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.
3.3-V DC CHARACTERISITICS OVER OPERATING RANGES
Parameter
Symbol
Parameter Description
Test Description
Min
Max
Unit
VOH
Output HIGH Voltage
VCC = Min
IOH = -100 μA
VCC -0.2
V
VIN = VIH or VIL
IOH = 3.2 mA
2.4
V
VOL
Output LOW Voltage
VCC = Min
VIN = VIH or VIL
IOL = 100 μA
0.2
V
IOL = 16 mA (Note 1)
0.5
V
VIH
Input HIGH Voltage
VOUT ≥ VOH Min or VOUT ≤ VOL Max (Note 2)
2.0
5.5
V
VIL
Input LOW Voltage
VOUT ≥ VOH Min or VOUT ≤ VOL Max (Note 2)
-0.3
0.8
V
IIH
Input HIGH Leakage Current
VIN = 3.6, VCC = Max (Note 3)
10
μA
IIL
Input LOW Leakage Current
VIN = 0, VCC = Max (Note 3)
-10
μA
IOZH
Off-State Output Leakage Current HIGH
VOUT = 3.6, VCC = Max, VIN = VIH or VIL (Note 3)
10
μA
IOZL
Off-State Output Leakage Current LOW
VOUT = 0, VCC = Max, VIN = VIH or VIL (Note 3)
-10
μA
ISC
Output Short-Circuit Current
VOUT = 0.5 VCC = Max, VIN = VIH or VIL (Note 4)
-15
-160
mA
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關(guān)PDF資料
PDF描述
ACC25DRYI-S734 CONN EDGECARD 50POS DIP .100 SLD
M5-128/68-12VI/1 IC CPLD ISP 128MC 68IO 100TQFP
R05P205D/R6.4 CONV DC/DC 2W 05VIN +/-05VOUT
GSC43DRYS-S734 CONN EDGECARD 86POS DIP .100 SLD
VI-25B-EV-F2 CONVERTER MOD DC/DC 95V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5LV-256/104-10AC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10AI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10HC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10HI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10VC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAM HI DENSITY CPLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*