參數(shù)資料
型號(hào): M54HC193M1R
廠商: 意法半導(dǎo)體
英文描述: Low-Power Mono ADC / Stereo DAC with HP/Speaker Amplifier and 12-bit measurement ADC 32-QFN -40 to 85
中文描述: 同步向上/向下十年(,二進(jìn)制)計(jì)數(shù)器
文件頁(yè)數(shù): 1/15頁(yè)
文件大?。?/td> 312K
代理商: M54HC193M1R
M54/M74HC192
M54/M74HC193
October 1992
HC193 - SYNCHRONOUS UP/DOWN BINARY COUNTER
.
HIGH SPEED
f
MAX
= 54 MHz (TYP.) AT V
CC
= 5 V
.
LOWPOWER DISSIPATION
I
CC
= 4
μ
A(MAX.) AT T
A
= 25
°
C
.
HIGH NOISE IMMUNITY
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
.
OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
.
SYMMETRICAL OUTPUT IMPEDANCE
|I
OH
| = I
OL
= 4 mA (MIN.)
.
BALANCEDPROPAGATION DELAYS
t
PLH
= t
PHL
.
WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V TO6 V
.
PIN AND FUNCTION COMPATIBLE WITH
54/74LS192-193
HC192 - SYNCHRONOUS UP/DOWN DECADE COUNTER
B1R
(Plastic Package)
ORDER CODES :
M54HCXXXF1R
M74HCXXXB1R
M74HCXXXM1R
M74HCXXXC1R
F1R
(CeramicPackage)
M1R
(MicroPackage)
C1R
(Chip Carrier)
PIN CONNECTIONS
(top view)
NC =
DESCRIPTION
TheM54/74HC192/193 areahighspeedCMOSSYN-
CHRONOUSUP/DOWNDECADECOUNTERSfab-
ricated insilicon gate C
2
MOStechnology. They have
thesamehighspeedperformance ofLSTTLcombined
withtrue CMOSlow power consumption. The counter
has two separate clock inputs, an UP COUNT input
and a DOWN COUNT input. All outputsof the flip-flop
aresimultaneously triggered on the low to high transi-
tionofeitherclockwhiletheotherinputisheldhigh.The
direction of counting is determined by which input is
clocked. This counter may be preset by entering the
desired data on the DATA A, DATA B, DATA C, and
DATAD input. When the LOADinput istaken low the
data is loaded independently ofeither clockinput. This
feature allows the counters to be used as divide-by-n
counters by modifying the countlength with thepreset
inputs.Inadditionthecountercanalsobecleared.This
is accomplished by inputting a high on the CLEAR
input.All 4 internal stages aresettolowindependently
ofeither COUNTinput.BothaBORROWandCARRY
outputareprovided toenable cascadingofbothupand
down counting functions. The BORROW output pro-
ducesa negativegoing pulse when thecounterunder-
flows and the CARRY outputs a pulse when the
counter overflows. The counter can be cascaded by
connecting the CARRYandBORROWoutputsofone
device tothe COUNTUPand COUNTDOWNinputs,
respectively,ofthenextdevice.Allinputsareequipped
with protection circuits against static discharge and
transient excess voltage.
1/15
相關(guān)PDF資料
PDF描述
M54HC194F1R 4 BIT PIPO SHIFT REGISTER
M54HC194 Low-Power Mono ADC / Stereo DAC with HP/Speaker Amplifier and 12-bit measurement ADC 32-QFN -40 to 85
M54HC195F1R 8 BIT PIPO SHIFT REGISTER
M54HC195 Low-Power Mono ADC / Stereo DAC with HP/Speaker Amplifier and 12-bit measurement ADC 32-QFN -40 to 85
M54HC20 DUAL 4-INPUT NAND GATE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M54HC194 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 BIT PIPO SHIFT REGISTER
M54HC194F1R 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 BIT PIPO SHIFT REGISTER
M54HC195 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 BIT PIPO SHIFT REGISTER
M54HC195F1R 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 BIT PIPO SHIFT REGISTER
M54HC20 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL 4-INPUT NAND GATE