- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359071 > M50LPW041N1T (意法半導(dǎo)體) 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M50LPW041N1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| 中文描述： | 4兆位512KB的× 8，統(tǒng)一座3V電源低引腳數(shù)快閃記憶體 |
| 文件頁(yè)數(shù)： | 3/37頁(yè) |
| 文件大小： | 268K |
| 代理商： | M50LPW041N1T |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
3/37
M50LPW041
Figure 4. TSOP Connections
AI06872
A1
A2
A0
DQ0
A7
A6
A5
A4
A3
A9
A8
W
G
RB
VSS
VCC
DQ7
DQ6
DQ5
DQ4
VCC
DQ1
DQ2
DQ3
A
A
ID1
ID2
ID3
LAD1
LAD0
ID0
LAD2
GPI3
GPI2
GPI1
TBL
GPI0
WP
NC
VCC
LFRAME
INIT
RFU
NC
NC
NC
IC (VIL)
RFU
RFU
GPI4
NC
CLK
VCC
NC
VSS
VSS
RFU
RFU
LAD3
VCC
RP
NC
NC
VPP
M50LPW041
10
11
1
20
21
30
31
40
VSS
NC
NC
A10
NC
NC
NC
IC (VIH)
NC
NC
RC
VCC
RP
VPP
NC
VSS
VSS
Table 1. Signal Names (LPC Interface) Memory
LAD0-LAD3
Input/Output Communications
LFRAME
Input Communication Frame
ID0-ID3
Identification Inputs
GPI0-GPI4
General Purpose Inputs
IC
Interface Configuration
RP
Interface Reset
INIT
CPU Reset
CLK
Clock
TBL
Top Block Lock
WP
Write Protect
RFU
Reserved for Future Use. Leave
disconnected or set at V
IL
or V
IH
.
V
CC
Supply Voltage
V
PP
Optional Supply Voltage for Fast
Erase Operations
V
SS
Ground
NC
Not Connected Internally
designed to remove the need for the ISA bus in
current PC Chipsets; the M50LPW041 acts as the
PC BIOS on the Low Pin Count bus for these PC
Chipsets.
The secondary interface, the Address/Address
Multiplexed (or A/A Mux) Interface, is designed to
be compatible with current Flash Programmers for
production line programming prior to fitting to a PC
Motherboard.
The memory is offered in a PLCC32 or TSOP40
(10mm x 20mm) package and is supplied with all
the bits erased (set to 1).
System Memory Mapping
The LPC address sequence is 32 bits long. The
M50LPW041 responds to addresses mapped to
the top of the 4 GByte memory space, from
FFFF FFFFh. Address bits A31-A24 must be set
to 1. A23 is set to 1 for array access, and to 0 for
register access.
The M50LPW041 also responds to addresses
mapped to the bottom of the 4 GByte memory
space, from 0000 0000h. Address bits A31-A24
must be set to 0. A23 is set to 0 for array access,
and to 1 for register access.
For A22-A19, see Table 2. A18-A0 are for array
addresses.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW041N | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW041K | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW041 | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N1TG | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N1 | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50LPW080 | 制造商:STMicroelectronics 功能描述: |
| M50LPW080K | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080K1 | 功能描述:閃存 3.6V 8M (1Mx8) RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50LPW080K1G | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080K1T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。