- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19672 > M5-320/192-20SAI (Lattice Semiconductor Corporation)IC CPLD ISP 320MC 192IO 256SBGA PDF資料下載
參數(shù)資料
| 型號： | M5-320/192-20SAI |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 42/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD ISP 320MC 192IO 256SBGA |
| 標準包裝： | 40 |
| 系列： | MACH® 5 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 20.0ns |
| 電壓電源 - 內(nèi)部： | 4.5 V ~ 5.5 V |
| 宏單元數(shù)： | 320 |
| 輸入/輸出數(shù)： | 192 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-SBGA（27x27） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁
MACH 5 Family
9
MACH 5 TIMING MODEL
The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device,
and at the same time, be easy to understand. This model accurately describes all combinatorial and registered
paths through the device, making a distinction between
internal feedback and external feedback. A signal
uses internal feedback when it is fed back into the switch matrix or block without having to go through the
output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back
into the switch matrix after having gone through the output buffer, it is using external feedback.
The parameter, tBUF, is defined as the time it takes to go through the output buffer to the I/O pad. If a signal
goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By
adding tBUF to this internal parameter, the external parameter is derived. For example, tPD = tPDi + tBUF. A
diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical
Note entitled MACH 5 Timing and High Speed Design for a more detailed discussion about the timing parameters.
INPUT REG/
INPUT LATCH
tSIR (S/A)
tHIR (S/A)
tSIL
tHIL
tSRR
tCES
tCEH
tCO (S/A) i
tPDILi
tGOAi
tSRi
tBLK
tSEG
CE
SR
(External Feedback)
(Internal Feedback)
Q
tS (S/A)
tH (S/A)
tSAL
tHAL
tSRR
tCES
tCEH
tPDi
tCO (S/A) i
tPDLi
tGOAi
tSRi
COMB/DFF/
LATCH
CE
SR
tPL1
tPL2
tPL3
IN
OUT
tPT
tEA
tER
tBUF
tSLW
PIN CLK
Q
20446G-014
Figure 7. MACH 5 Timing Model
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCM02DSUN | CONN EDGECARD 4POS .156 DIP SLD |
| TPSB155K035S2500 | CAP TANT 1.5UF 35V 10% 1210 |
| ASC31DRTH-S734 | CONN EDGECARD 62POS DIP .100 SLD |
| ASC31DREN-S734 | CONN EDGECARD 62POS .100 EYELET |
| 180-026-203L001 | CONN DB26 FEML HD SLD CUP NICKEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M53-20350HLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20350VLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20351HLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20351VLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20521HLF | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。