參數(shù)資料
型號(hào)： M5-320/160-10HC
廠商： LATTICE SEMICONDUCTOR CORP
元件分類： PLD
英文描述： Fifth Generation MACH Architecture
中文描述： EE PLD, 10 ns, PQFP208
封裝： HEAT SINK, PLASTIC, QFP-208
文件頁數(shù)： 47/47頁
文件大小： 1145K
代理商： M5-320/160-10HC
MACH 5 Family
9
MACH 5 TIMING MODEL
The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5
device, and at the same time, be easy to understand. This model accurately describes all
combinatorial and registered paths through the device, making a distinction between
internal
feedback and external feedback. A signal uses internal feedback when it is fed back into the switch
matrix or block without having to go through the output buffer. The input register specications
are also reported as internal feedback. When a signal is fed back into the switch matrix after having
gone through the output buffer, it is using external feedback.
The parameter, tBUF, is dened as the time it takes to go through the output buffer to the I/O pad.
If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is
followed by an “i”. By adding tBUF to this internal parameter, the external parameter is derived.
For example, tPD = tPDi + tBUF. A diagram representing the modularized MACH 5 timing model is
shown in Figure 7. Refer to the Technical Note entitled MACH 5 Timing and High Speed Design
for a more detailed discussion about the timing parameters.
INPUT REG/
INPUT LATCH
tSIR (S/A)
tHIR (S/A)
tSIL
tHIL
tSRR
tCES
tCEH
tCO (S/A) i
tPDILi
tGOAi
tSRi
tBLK
tSEG
CE
SR
(External Feedback)
(Internal Feedback)
Q
tS (S/A)
tH (S/A)
tSAL
tHAL
tSRR
tCES
tCEH
tPDi
tCO (S/A) i
tPDLi
tGOAi
tSRi
COMB/DFF/
LATCH
CE
SR
tPL1
tPL2
tPL3
IN
OUT
tPT
tEA
tER
tBUF
tSLW
PIN CLK
Q
20446G-014
Figure 7. MACH 5 Timing Model
相關(guān)PDF資料
PDF描述
M5-320/160-10HI Fifth Generation MACH Architecture
M5-320/160-12HC Fifth Generation MACH Architecture
M5-320/160-12HI Fifth Generation MACH Architecture
M5-256/68-5YC Fifth Generation MACH Architecture
M5-256/68-7YC Fifth Generation MACH Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M53-20171HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20171VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20190HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20190VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20350HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*