- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄180222 > M5-320/120-20HI (LATTICE SEMICONDUCTOR CORP) Fifth Generation MACH Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | M5-320/120-20HI |
| 廠(chǎng)商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類(lèi)： | PLD |
| 英文描述： | Fifth Generation MACH Architecture |
| 中文描述： | EE PLD, 20 ns, PQFP160 |
| 封裝： | HEAT SINK, PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 7/47頁(yè) |
| 文件大?。?/td> | 1145K |
| 代理商： | M5-320/120-20HI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
MACH 5 Family
15
BLOCK DIAGRAM — M5-192/XXX
Macrocells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Control
Generator
64
PT
2
PT
OE
I/O
Cells
16
32
7
PT
7
2
32
16
Macrocells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Control
Generator
64
PT
2
PT
OE
I/O
Cells
16
32
7
PT
7
2
32
16
Macrocells
Control
Generator
64
PT
2
PT
OE
16
32
7
PT
7
2
32
16
I/O
Cells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Macrocells
Control
Generator
64
PT
2
PT
OE
16
32
7
PT
7
2
32
16
I/O
Cells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Block
A/Macrocells
0-15
Block
D/Macrocells
0-15
Block
B/Macrocells
0-15
Block
C/Macrocells
0-15
Block
Interconnect
Macrocells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Control
Generator
64
PT
2
PT
OE
I/O
Cells
16
32
7
PT
7
2
32
16
Macrocells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Control
Generator
64
PT
2
PT
OE
I/O
Cells
16
32
7
PT
7
2
32
16
Macrocells
Control
Generator
64
PT
2
PT
OE
16
32
7
PT
7
2
32
16
I/O
Cells
64
x
73
AND
Logic
Array
and
Logic
Allocator
2
Macrocells
Control
Generator
64
PT
2
PT
OE
16
32
7
PT
7
2
32
16
I/O
Cells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Block
A/Macrocells
0-15
Block
D/Macrocells
0-15
Block
B/Macrocells
0-15
Block
C/Macrocells
0-15
Block
Interconnect
Macrocells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Control
Generator
64
PT
2
PT
OE
I/O
Cells
16
32
7
PT
7
2
32
16
Macrocells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Control
Generator
64
PT
2
PT
OE
I/O
Cells
16
32
7
PT
7
2
32
16
Macrocells
Control
Generator
64
PT
2
PT
OE
16
32
7
PT
7
2
32
16
I/O
Cells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Macrocells
Control
Generator
64
PT
2
PT
OE
16
32
7
PT
7
2
32
16
I/O
Cells
64
x
73
AND
Logic
Array
and
Logic
Allocator
Block
A/Macrocells
0-15
Block
D/Macrocells
0-15
Block
B/Macrocells
0-15
Block
C/Macrocells
0-15
Block
Interconnect
S
E
G
M
E
N
T
I
N
T
E
R
C
O
N
E
C
T
CLK0
CLK1
CLK2
CLK3
4
SEGMENT
0
SEGMENT
2
SEGMENT
1
I 0
I 2,
I 3
I 1
20446G-008
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5-320/160-10HC | Fifth Generation MACH Architecture |
| M5-320/160-10HI | Fifth Generation MACH Architecture |
| M5-320/160-12HC | Fifth Generation MACH Architecture |
| M5-320/160-12HI | Fifth Generation MACH Architecture |
| M5-256/68-5YC | Fifth Generation MACH Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M53-20171HLF | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20171VLF | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20190HLF | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20190VLF | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:High Power Low Cost Inductors |
| M53-20350HLF | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:High Power Low Cost Inductors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。