ispMACH 4A Family
3
GENERAL DESCRIPTION
The ispMACH 4A family from Lattice offers an exceptionally flexible architecture and delivers a superior
Complex Programmable Logic Device (CPLD) solution of easy-to-use silicon products and software tools.
The overall benefits for users are a guaranteed and predictable CPLD solution, faster time-to-market,
greater flexibility and lower cost. The ispMACH 4A devices offer densities ranging from 32 to 512
macrocells with 100% utilization and 100% pin-out retention. The ispMACH 4A families offer 5-V (M4A5-
xxx) and 3.3-V (M4A3-xxx) operation.
ispMACH 4A products are 5-V or 3.3-V in-system programmable through the JTAG (IEEE Std. 1149.1)
interface. JTAG boundary scan testing also allows product testability on automated test equipment for
device connectivity.
All ispMACH 4A family members deliver First-Time-Fit and easy system integration with pin-out retention
after any design change and refit. For both 3.3-V and 5-V operation, ispMACH 4A products can deliver
guaranteed fixed timing as fast as 5.0 ns tPD and 182 MHz fCNT through the SpeedLocking feature when
using up to 20 product terms per output (Table
2).Note:
1. C = Commercial,
I = Industrial
Table 2. ispMACH 4A Speed Grades
Device
Speed Grade
-5
-55
-6
-65
-7
-10
-12
-14
M4A3-32
M4A5-32
C
C, I
I
M4A3-64/32
M4A5-64/32
C
C, I
I
M4A3-64/64
C
C, I
I
M4A3-96
M4A5-96
C
C, I
I
M4A3-128
M4A5-128
C
C, I
I
M4A3-192
M4A5-192
C
C, I
I
M4A3-256/128
C
C, I
I
M4A5-256/128
C
C, I
I
M4A3-256/192
M4A3-256/160
C
C, I
I
M4A3-384
C
C, I
I
M4A3-512
C
C, I
I