ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES1 -5 -55 -6 -65 -7 -10 -12 -14 U" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� M4A3-256/160-10YNI
寤犲晢锛� Lattice Semiconductor Corporation
鏂囦欢闋佹暩(sh霉)锛� 32/62闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC CPLD ISP 4A 256MC 208PQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 24
绯诲垪锛� ispMACH® 4A
鍙法绋嬮鍨嬶細 绯荤当(t菕ng)鍏�(n猫i)鍙法绋�
鏈€澶у欢閬叉檪(sh铆)闁� tpd(1)锛� 10.0ns
闆诲闆绘簮 - 鍏�(n猫i)閮細 3 V ~ 3.6 V
瀹忓柈鍏冩暩(sh霉)锛� 256
杓稿叆/杓稿嚭鏁�(sh霉)锛� 160
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 208-BFQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 208-PQFP锛�28x28锛�
鍖呰锛� 鎵樼洡
38
ispMACH 4A Family
ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES1
-5
-55
-6
-65
-7
-10
-12
-14
Unit
Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max
Combinatorial Delay:
tPDi
Internal combinatorial propagation
delay
3.5
4.0
4.3
4.5
5.0
7.0
9.0
11.0
ns
tPD
Combinatorial propagation delay
5.0
5.5
6.0
6.5
7.5
10.0
12.0
14.0
ns
Registered Delays:
tSS
Synchronous clock setup time, D-type
register
3.0
3.5
5.0
5.5
7.0
10.0
ns
tSST
Synchronous clock setup time, T-type
register
4.0
6.0
6.5
8.0
11.0
ns
tSA
Asynchronous clock setup time, D-type
register
2.5
3.0
3.5
4.0
5.0
8.0
ns
tSAT
Asynchronous clock setup time, T-type
register
3.0
3.5
4.5
5.0
6.0
9.0
ns
tHS
Synchronous clock hold time
0.0
ns
tHA
Asynchronous clock hold time
2.5
3.0
3.5
4.0
5.0
8.0
ns
tCOSi Synchronous clock to internal output
2.5
2.8
3.0
3.5
ns
tCOS
Synchronous clock to output
4.0
4.5
5.0
5.5
6.0
6.5
ns
tCOAi Asynchronous clock to internal output
5.0
6.0
8.0
10.0
12.0
ns
tCOA
Asynchronous clock to output
6.5
6.8
7.0
8.5
11.0
13.0
15.0
ns
Latched Delays:
tSSL
Synchronous latch setup time
4.0
4.5
6.0
7.0
8.0
10.0
ns
tSAL
Asynchronous latch setup time
3.0
3.5
4.0
5.0
8.0
ns
tHSL
Synchronous latch hold time
0.0
ns
tHAL
Asynchronous latch hold time
3.0
3.5
4.0
5.0
8.0
ns
tPDLi Transparent latch to internal output
5.5
5.8
6.0
7.5
9.0
11.0
12.0
ns
tPDL
Propagation delay through transparent
latch to output
7.0
7.5
8.0
10.0
12.0
14.0
15.0
ns
tGOSi Synchronous gate to internal output
3.0
3.5
4.5
7.0
8.0
ns
tGOS
Synchronous gate to output
4.5
4.8
5.0
6.0
7.5
10.0
11.0
ns
tGOAi Asynchronous gate to internal output
6.0
8.5
10.0
13.0
15.0
ns
tGOA Asynchronous gate to output
7.5
7.8
8.0
11.0
13.0
16.0
18.0
ns
Input Register Delays:
tSIRS Input register setup time
1.5
2.0
ns
tHIRS Input register hold time
2.5
3.0
4.0
ns
tICOSi Input register clock to internal feedback
3.0
3.5
4.5
6.0
ns
Input Latch Delays:
tSIL
Input latch setup time
1.5
2.0
ns
tHIL
Input latch hold time
2.5
3.0
4.0
ns
tIGOSi Input latch gate to internal feedback
3.5
3.8
4.0
5.0
ns
tPDILi
Transparent input latch to internal
feedback
1.5
2.0
ns
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MIC39501-2.5BU TR IC REG LDO 2.5V 5A TO-263-5
HIP1011BCB IC CTRLR HOT PLUG PCI 16-SOIC
180-015-213R011 CONN DB15 FEML HD DIP SLD NICKEL
HSC43DRTN-S13 CONN EDGECARD 86POS .100 EXTEND
TAP106K016DCS CAP TANT 10UF 16V 10% RADIAL
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
M4A3-32/32-10JC 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 HI PERF E2CMOS PLD RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
M4A3-32/32-10JI 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 HI PERF E2CMOS PLD RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
M4A3-32/32-10JNC 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 Use ispMACH 4000V RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
M4A3-32/32-10JNI 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 Use ispMACH 4000V RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
M4A3-32/32-10VC 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 HI PERF E2CMOS PLD RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100