參數(shù)資料
型號(hào)： M48T59Y-70PC1DS
廠商： STMICROELECTRONICS
元件分類： 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取
英文描述： 0 TIMER(S), REAL TIME CLOCK, PDIP28
封裝： 0.600 INCH, CAPHAT, PLASTIC, DIP-28
文件頁(yè)數(shù)： 31/32頁(yè)
文件大?。?/td> 373K
代理商： M48T59Y-70PC1DS
Obsolete
- Obsolete
Product(s)
Obsolete
- Obsolete
Product(s)
Operation modes
M48T59, M48T59Y, M48T59V
2
Operation modes
As Figure 4 on page 7 shows, the static memory array and the quartz-controlled clock
oscillator of the M48T59/Y/V are integrated on one silicon chip.
The two circuits are interconnected at the upper eight memory locations to provide user
accessible BYTEWIDE clock information in the bytes with addresses 1FF8h-1FFFh. The
clock locations contain the century, year, month, date, day, hour, minute, and second in 24
hour BCD format (except for the century). Corrections for 28, 29 (leap year - valid until
2100), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control
register. This byte controls user access to the clock information and also stores the clock
calibration setting.
The eight clock bytes are not the actual clock counters themselves; they are memory
locations consisting of BiPORT READ/WRITE memory cells. The M48T59/Y/V includes a
clock control circuit which updates the clock bytes with current information once per second.
The information can be accessed by the user in the same manner as any other location in
the static memory array.
The M48T59/Y/V also has its own Power-fail Detect circuit. The control circuitry constantly
monitors the single 5V/3.3 V supply for an out of tolerance condition. When VCC is out of
tolerance, the circuit write protects the SRAM, providing a high degree of data security in the
midst of unpredictable system operation brought on by low VCC. As VCC falls below the
Battery Back-up Switchover Voltage (VSO), the control circuitry connects the battery which
maintains data and clock operation until valid power returns.
Table 2.
Operating modes
Note:
X = VIH or VIL; VSO = Battery back-up switchover voltage.
2.1
Read mode
The M48T59/Y/V is in the READ Mode whenever W (WRITE Enable) is high and E (Chip
Enable) is low. The unique address specified by the 13 address inputs defines which one of
the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins
within Address Access time (tAVQV) after the last address input signal is stable, providing
that the E and G access times are also satisfied. If the E and G access times are not met,
valid data will be available after the latter of the Chip Enable Access time (tELQV) or Output
Enable Access time (tGLQV).
Mode
VCC
E
G
W
DQ7-DQ0
Power
Deselect
4.75 to 5.5 V
or
4.5 to 5.5 V
or
3.0 to 3.6 V
VIH
X
High Z
Standby
WRITE
VIL
XVIL
DIN
Active
READ
VIL
VIH
DOUT
Active
READ
VIL
VIH
High Z
Active
Deselect
VSO to VPFD (min)
(1)(1)
1.
See Table 13 on page 24 for details.
X
High Z
CMOS standby
Deselect
≤ VSO(1)
X
High Z
Battery back-up
mode
相關(guān)PDF資料
PDF描述
M48T59V-70MH1TR 0 TIMER(S), REAL TIME CLOCK, PDSO28
M48T59V-70MH1 0 TIMER(S), REAL TIME CLOCK, PDSO28
M48T59Y-70MH1E 0 TIMER(S), REAL TIME CLOCK, PDSO28
M48T59Y-70MH1 0 TIMER(S), REAL TIME CLOCK, PDSO28
M48T59V-70MH6 0 TIMER(S), REAL TIME CLOCK, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M48T59Y-70PC1E 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V, 64 Kbit (8 Kbit x 8) TIMEKEEPER? SRAM
M48T59Y-70PC1F 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V, 64 Kbit (8 Kbit x 8) TIMEKEEPER? SRAM
M48T59Y-70PC1TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Kbit 8Kb x8 TIMEKEEPER SRAM
M48T59Y-70PC6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Kbit 8Kb x8 TIMEKEEPER SRAM
M48T59Y-70PC6TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Kbit 8Kb x8 TIMEKEEPER SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*