- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45050 > M48T201V-85MH6TR (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO44 PDF資料下載
參數(shù)資料
| 型號： | M48T201V-85MH6TR |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| 封裝： | SNAPHAT, PLASTIC, SOH-44 |
| 文件頁數(shù)： | 8/32頁 |
| 文件大?。?/td> | 448K |
| 代理商： | M48T201V-85MH6TR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
M48T201Y, M48T201V
16/32
Data Retention Mode
With valid VCC applied, the M48T201Y/V can be
accessed as described above with READ or
WRITE cycles. Should the supply voltage decay,
the M48T201Y/V will automatically deselect, write
protecting itself (and any external SRAM) when
VCC falls between VPFD (max) and VPFD (min).
This is accomplished by internally inhibiting ac-
cess to the clock registers via the E signal. At this
time, the Reset pin (RST) is driven active and will
remain active until VCC returns to nominal levels.
External RAM access is inhibited in a similar man-
ner by forcing ECON to a high level. This level is
within 0.2V of the VBAT. ECON will remain at this
level as long as VCC remains at an out-of-toler-
ance condition. When VCC falls below the level of
the battery (VBAT), power input is switched from
the VCC pin to the SNAPHAT
battery and the
clock registers are maintained from the attached
battery supply. External RAM is also powered by
the SNAPHAT battery. All outputs except GCON,
ECON, RST, IRQ/FT and VOUT, become high im-
pedance. The VOUT pin is capable of supplying
100A of current to the attached memory with less
than 0.3V drop under this condition. On power up,
when VCC returns to a nominal value, write protec-
tion continues for 200ms (max) by inhibiting ECON.
The RST signal also remains active during this
time (see Figure 9).
Note: Most low power SRAMs on the market to-
day can be used with the M48T201Y/V TIME-
KEEPER SUPERVISOR. There are, however
some criteria which should be used in making the
final choice of an SRAM to use.
The SRAM must be designed in a way where the
chip enable input disables all other inputs to the
SRAM. This allows inputs to the M48T201Y/V and
SRAMs to be “Don't care” once VCC falls below
VPFD (min). The SRAM should also guarantee
data retention down to VCC = 2.0V. The chip en-
able access time must be sufficient to meet the
system needs with the chip enable (and output en-
able) output propagation delays included.
Figure 9. Power Down/Up Mode AC Waveforms
AI03519
VCC
INPUTS
RST
OUTPUTS
DON'T CARE
HIGH-Z
tF
tFB
tR
tREC
tRB
VALID
VPFD (max)
VPFD (min)
VSO
VALID
相關PDF資料 |
PDF描述 |
|---|---|
| M48T201Y-70MH6 | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T201Y-70MHTR | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH1 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH6TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH6 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M48T201VMH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V TIMEKEEPER CONTROLLER |
| M48T201VSH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V TIMEKEEPER CONTROLLER |
| M48T201Y | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V TIMEKEEPER CONTROLLER |
| M48T201Y_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3V TIMEKEEPER㈢ supervisor |
| M48T201Y_09 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
發(fā)布緊急采購，3分鐘左右您將得到回復。