- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > M48T128V-85CS1 (STMICROELECTRONICS) 0 TIMER(S), REAL TIME CLOCK, PDSO44 PDF資料下載
參數(shù)資料
| 型號： | M48T128V-85CS1 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復及定時提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| 封裝： | PLASTIC, SO-44 |
| 文件頁數(shù)： | 2/30頁 |
| 文件大小： | 162K |
| 代理商： | M48T128V-85CS1 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
M48T129Y, M48T129V
10/30
OPERATING MODES
Figure 5, page 5 illustrates the static memory array
and the quartz controlled clock oscillator. The
clock locations contain the century, year, month,
date, day, hour, minute, and second in 24 hour
BCD format. Corrections for 28, 29 (leap year -
valid until 2100), 30, and 31 day months are made
automatically. The nine clock bytes (1FFFFh-
1FFF9h and 1FFF1h) are not the actual clock
counters, they are memory locations consisting of
BiPORT
READ/WRITE memory cells within the
static RAM array.
The M48T129Y/V includes a clock control circuit
which updates the clock bytes with current infor-
mation once per second. The information can be
accessed by the user in the same manner as any
other location in the static memory array. Byte
1FFF8h is the clock control register. This byte con-
trols user access to the clock information and also
stores the clock calibration setting.
Byte 1FFF7h contains the watchdog timer setting.
The watchdog timer can generate either a reset or
an interrupt, depending on the state of the Watch-
dog Steering Bit (WDS). Bytes 1FFF6h-1FFF2h
include bits that, when programmed, provide for
clock alarm functionality. Alarms are activated
when the register content matches the month,
date, hours, minutes, and seconds of the clock
registers. Byte 1FFF1h contains century informa-
tion. Byte 1FFF0h contains additional flag informa-
tion pertaining to the watchdog timer, the alarm
condition and the battery status. The M48T129Y/V
also has its own Power-Fail Detect circuit. This
control circuitry constantly monitors the supply
voltage for an out of tolerance condition. When
VCC is out of tolerance, the circuit write protects
the TIMEKEEPER register data and external
SRAM, providing data security in the midst of un-
predictable system operation. As VCC falls below
Battery Back-up Switchover Voltage (VSO), the
control circuitry automatically switches to the bat-
tery, maintaining data and clock operation until
valid power is restored.
Table 6. Operating Modes
Note: X = VIH or VIL;VSO = Battery Back-up Swit chover Voltage.
1. See Table 10, page 16 for details.
Mode
VCC
E
G
W
DQ0-DQ7
Power
Deselect
4.5 to 5.5V
or
3.0 to 3.6V
VIH
X
High Z
Standby
WRITE
VIL
X
VIL
DIN
Active
READ
VIL
VIH
DOUT
Active
READ
VIL
VIH
High Z
Active
Deselect
VSO to VPFD (min)
(1)
X
High Z
CMOS Standby
Deselect
≤ VSO(1)
X
High Z
Battery Back-up Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M48T129Y-70CS1 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T129Y-70PM1 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| M48T212A-85MH6TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212A-85MH1TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212A-85MH6 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M48T128V-85PM1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T128V-85PM1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T128VPM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T128Y | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T128Y_10 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V, 1 Mbit (128 Kb x 8) TIMEKEEPER?? SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。