- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383299 > M464S6754BTS (SAMSUNG SEMICONDUCTOR CO. LTD.) SDRAM Unbuffered SODIMM PDF資料下載
參數(shù)資料
| 型號(hào)： | M464S6754BTS |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SDRAM Unbuffered SODIMM |
| 中文描述： | 內(nèi)存緩沖的SODIMM |
| 文件頁數(shù)： | 11/15頁 |
| 文件大?。?/td> | 277K |
| 代理商： | M464S6754BTS |
256MB, 512MB Unbuffered SODIMM
Rev. 1.2 March 2004
SDRAM
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Notes :
Parameter
Symbol
Version
Unit
Note
7A
Row active to row active delay
t
RRD
(min)
15
ns
1
RAS to CAS delay
t
RCD
(min)
20
ns
1
Row precharge time
t
RP
(min)
20
ns
1
Row active time
t
RAS
(min)
45
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
65
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2
Last data in to Active delay
t
DAL
(min)
2 CLK + tRP
-
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M466F0804DT1-L | 8M x 64 DRAM SODIMM Using 4Mx16, 4K Refresh 3.3V, Low power/Self-Refresh |
| M470L3224FU0 | ; Impedance:129ohm; Cable Width:0.72"; External Width:1.125"; Length:1.25"; External Depth:1.155"; Cable Diameter Max:0.78"; External Height:1.55"; Width (Latch Included):1.23" |
| M485L1624FU0-CB0 | DDR SDRAM SODIMM |
| M485L1624FU0-CB3 | DDR SDRAM SODIMM |
| M470L3224FT0 | DDR SDRAM SODIMM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M4650 SL001 | 制造商:Alpha Wire 功能描述:CBL 40COND 22AWG SLT 1000' |
| M4650 SL002 | 制造商:Alpha Wire 功能描述:CBL 40COND 22AWG SLT 500' |
| M4650 SL005 | 制造商:Alpha Wire 功能描述:CBL 40COND 22AWG SLT 100' |
| M4650-500 | 制造商:Manhattan Wire Products (MWP) 功能描述:SHLD MULTICOND CABLE, 40COND, 22AWG, 500FT, 300V; Reel Length (Imperial):500ft; Reel Length (Metric):152.4m; No. of Conductors:40; Conductor Size AWG:22AWG; Voltage Rating:300V; No. of Strands x Strand Size:7 x 30AWG ;RoHS Compliant: Yes |
| M4652 SL001 | 制造商:Alpha Wire Company 功能描述:CBL 50COND 22AWG SLT 1000' |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。