參數(shù)資料
型號(hào)： M41T80M6F
廠商： STMICROELECTRONICS
元件分類： 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取
英文描述： 1 TIMER(S), REAL TIME CLOCK, PDSO8
封裝： 0.150 INCH, LEAD FREE, PLASTIC, SO1C-8
文件頁(yè)數(shù)： 24/25頁(yè)
文件大?。?/td> 343K
代理商： M41T80M6F
Operation
M41T80
Doc ID 9074 Rev 4
2.1.4
Data valid
The state of the data line represents valid data when after a start condition, the data line is
stable for the duration of the high period of the clock signal. The data on the line may be
changed during the Low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition a device that gives out a message is called “transmitter,” the receiving device
that gets the message is called “receiver.” The device that controls the message is called
“master.” The devices that are controlled by the master are called “slaves.”
2.1.5
Acknowledge
Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low
level put on the bus by the receiver whereas the master generates an extra acknowledge
related clock pulse. A slave receiver which is addressed is obliged to generate an
acknowledge after the reception of each byte that has been clocked out of the slave
transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable low during the high period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case the transmitter must leave the data line high to enable the master to generate the
STOP condition.
Figure 4.
Serial bus data transfer sequence
AI00587
DATA
CLOCK
DATA LINE
STABLE
DATA VALID
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
相關(guān)PDF資料
PDF描述
M41T81MQ6 1 TIMER(S), REAL TIME CLOCK, PDSO16
M41T81MQ6TR 1 TIMER(S), REAL TIME CLOCK, PDSO16
M41T81MY6F 1 TIMER(S), REAL TIME CLOCK, PDSO18
M41T81MY6E 1 TIMER(S), REAL TIME CLOCK, PDSO18
M41T94MQ6TR 1 TIMER(S), REAL TIME CLOCK, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M41T80M6TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SERIAL ACCESS RTC WITH ALARMS
M41T81 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SERIAL ACCESS RTC WITH ALARMS
M41T81_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial access Real-Time Clock with alarm
M41T81_08 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial access real-time clock with alarm
M41T81_10 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial access real-time clock with alarm
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*