- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377826 > M41T0 (意法半導體) Serial Real-Time Clock(串行實時時鐘) PDF資料下載
參數(shù)資料
| 型號： | M41T0 |
| 廠商： | 意法半導體 |
| 英文描述： | Serial Real-Time Clock(串行實時時鐘) |
| 中文描述： | 串行實時時鐘（串行實時時鐘） |
| 文件頁數(shù)： | 10/22頁 |
| 文件大?。?/td> | 181K |
| 代理商： | M41T0 |
Operation
M41T0
10/22
Table 2.
2.2
READ Mode
In this mode, the master reads the M41T0 slave after setting the slave address (see
Figure 7
). Following the WRITE Mode Control Bit (R/W = 0) and the Acknowledge Bit, the
word address An is written to the on-chip address pointer. Next the START condition and
slave address are repeated, followed by the READ Mode Control Bit (R/W = 1). At this point,
the master transmitter becomes the master receiver. The data byte which was addressed
will be transmitted and the master receiver will send an Acknowledge Bit to the slave
transmitter. The address pointer is only incremented on reception of an Acknowledge Bit.
The M41T0 slave transmitter will now place the data byte at address A
n+1
on the bus. The
master receiver reads and acknowledges the new byte and the address pointer is
incremented to A
n+2
.
This cycle of reading consecutive addresses will continue until the master receiver sends a
STOP condition to the slave transmitter.
An alternate READ Mode may also be implemented, whereby the master reads the M41T0
slave without first writing to the (volatile) address pointer. The first address that is read is the
last one stored in the pointer (see
Figure 9 on page 12
).
AC characteristics
Symbol
Parameter
(1)
1.
Valid for Ambient Operating Temperature: T
A
= –40 to 85°C; V
CC
= 2.0 to 5.5V (except where noted).
Transmitter must internally provide a hold time to bridge the undefined region (300ns max.) of the falling
edge of SCL.
Min
Typ
Max
Unit
f
SCL
SCL clock frequency
0
400
kHz
t
LOW
Clock low period
1.3
μs
t
HIGH
Clock high period
600
ns
t
R
SDA and SCL rise time
300
ns
t
F
SDA and SCL fall time
300
ns
t
HD:STA
START condition hold time
(after this period the first clock pulse is generated)
600
ns
t
SU:STA
START condition setup time
(only relevant for a repeated start condition)
600
ns
t
SU:DAT
t
HD:DAT(2)
Data setup time
100
ns
2.
Data hold time
0
μs
t
SU:STO
STOP condition setup time
600
ns
t
BUF
Time the bus must be free before a new transmission
can start
1.3
μs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41T11M6E | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T11M6F | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T11MH6E | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T11MH6F | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T256YMH7E | 256 Kbit 32K x8 SERIAL RTC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T0_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T0_11 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00AUD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with audio |
發(fā)布緊急采購，3分鐘左右您將得到回復。