- 您現(xiàn)在的位置：買賣IC網 > PDF目錄45049 > M41ST85Y-85MH6TR (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | M41ST85Y-85MH6TR |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| 封裝： | 0.330 INCH, SNAPHAT, PLASTIC, SOH-28 |
| 文件頁數(shù)： | 3/32頁 |
| 文件大?。?/td> | 171K |
| 代理商： | M41ST85Y-85MH6TR |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
11/32
M41ST85Y, M41ST85W
Read Mode
In this mode the master reads the M41ST85Y/W
slave after setting the slave address (see Figure
10, page 12). Following the write mode control bit
(R/W=0) and the acknowledge bit, the word ad-
dress ‘An’ is written to the on-chip address pointer.
Next the START condition and slave address are
repeated followed by the READ mode control bit
(R/W=1). At this point the master transmitter be-
comes the master receiver.
The data byte which was addressed will be trans-
mitted and the master receiver will send an ac-
knowledge bit to the slave transmitter. The
address pointer is only incremented on reception
of an acknowledge bit. The M41ST85Y/W slave
transmitter will now place the data byte at address
An+1 on the bus, the master receiver reads and
acknowledges the new byte and the address
pointer is incremented to An+2.
This cycle of reading consecutive addresses will
continue until the master receiver sends a STOP
condition to the slave transmitter (see Figure 11,
page 12).
The system-to-user transfer of clock data will be
halted whenever the address being read is a clock
address (00h to 07h). The update will resume ei-
ther due to a Stop Condition or when the pointer
increments to a RAM address.
An alternate READ mode may also be implement-
ed whereby the master reads the M41ST85Y/W
slave without first writing to the (volatile) address
pointer. The first address that is read is the last
one stored in the pointer (see Figure 12, page 12).
Write Mode
In this mode the master transmitter transmits to
the M41ST85Y/W slave receiver. Bus protocol is
shown in Figure 13, page 13. Following the
START condition and slave address, a logic ‘0’ (R/
W=0) is placed on the bus and indicates to the ad-
dressed device that word address An will follow
and is to be written to the on-chip address pointer.
The data word to be written to the memory is
strobed in next and the internal address pointer is
incremented to the next memory location within
the RAM on the reception of an acknowledge
clock. The M41ST85Y/W slave receiver will send
an acknowledge clock to the master transmitter af-
ter it has received the slave address (see Figure
10, page 12) and again after it has received the
word address and each data byte.
Battery Low Warning
The M41ST85Y/W automatically performs battery
voltage monitoring upon power-up and at factory-
programmed time intervals of approximately 24
hours. The Battery Low (BL) bit, Bit D4 of Flags
Register 0Fh, will be asserted if the battery voltage
is found to be less than approximately 2.5V. The
BL bit will remain asserted until completion of bat-
tery replacement and subsequent battery low
monitoring tests, either during the next power-up
sequence or the next scheduled 24-hour interval.
If a battery low is generated during a power-up
sequence, this indicates that the battery is below
approximately 2.5 volts and may not be able to
maintain data integrity in the SRAM. Data should
be considered suspect and verified as correct. A
fresh battery should be installed.
If a battery low indication is generated during the
24-hour interval check, this indicates that the bat-
tery is near end of life. However, data is not com-
promised due to the fact that a nominal VCC is
supplied. In order to insure data integrity during
subsequent periods of battery back-up mode, the
battery should be replaced. The SNAPHAT top
may be replaced while VCC is applied to the
device.
Note: This will cause the clock to lose time during
the interval the SNAPHAT battery/crystal top is
disconnected.
The M41ST85Y/W only monitors the battery when
a nominal VCC is applied to the device. Thus appli-
cations which require extensive durations in the
battery back-up mode should be powered-up peri-
odically (at least once every few months) in order
for this technique to be beneficial. Additionally, if a
battery low is indicated, data integrity should be
verified upon power-up via a checksum or other
technique.
相關PDF資料 |
PDF描述 |
|---|---|
| M41ST85Y-85MH6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST87YWX6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41T00M6F | REAL TIME CLOCK, PDSO8 |
| M41T00M6E | REAL TIME CLOCK, PDSO8 |
| M41T00M6 | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M41ST85YMH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
| M41ST85YMH6 | 功能描述:實時時鐘 Serial 512 (64x8) RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M41ST85YMH6E | 功能描述:IC RTC 5.0V 512BIT NVRAM 28SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN EP 包裝:管件 |
| M41ST85YMH6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
| M41ST85YMX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。