參數(shù)資料
型號(hào)： M393T6450FZ3-CC
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 40 characters x 2 Lines, 5x7 Dot Matric Character and Cursor
中文描述： 注冊(cè)的DDR2 SDRAM內(nèi)存模塊240針腳注冊(cè)模塊，基于256Mb的F -死72位ECC
文件頁(yè)數(shù)： 9/18頁(yè)
文件大?。?/td> 387K
代理商： M393T6450FZ3-CC
Rev. 1.3 Aug. 2005
256MB, 512MB Registered DIMMs
DDR2 SDRAM
Operating Temperature Condition
1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to
JESD51.2 standard.
2. At 0 - 85
°
C, operation temperature range are the temperature which all DRAM specification will be supported.
3. At 85 - 95
°
C operation temperature range, doubling refresh commands in frequency to a 32ms period ( tREFI=3.9 us ) is required, and to enter to
self refresh mode at this temperature range, an EMRS command is required to change internal refresh rate.
Input DC Logic Level
Input AC Logic Level
AC Input Test Conditions
Notes:
1. Input waveform timing is referenced to the input signal crossing through the V
IH/IL
(AC)
level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from V
REF
to V
IH
(AC) min for rising edges and the range from V
REF
to V
IL
(AC)
max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from V
IL
(AC) to V
IH
(AC) on the positive transitions and V
IH
(AC) to V
IL
(AC) on the negative
transitions.
Symbol
Parameter
Rating
Units
Notes
TOPER
Operating Temperature
0 to 95
°
C
1, 2, 3
Symbol
Parameter
Min.
Max.
Units
Notes
V
IH
(DC)
V
IL
(DC)
DC input logic high
V
REF
+ 0.125
- 0.3
V
DDQ
+ 0.3
V
REF
- 0.125
V
DC input logic low
V
Symbol
Parameter
DDR2-400, DDR2-533
DDR2-667
Units
Notes
Min.
Max.
Min.
Max.
V
IH
(AC)
V
IL
(AC)
AC input logic high
V
REF
+ 0.250
-
-
V
REF
+ 0.200
V
AC input logic low
V
REF
- 0.250
V
REF
- 0.200
V
Symbol
Condition
Value
Units
Notes
V
REF
Input reference voltage
0.5 * V
DDQ
1.0
V
1
V
SWING(MAX)
SLEW
Input signal maximum peak to peak swing
V
1
Input signal minimum slew rate
1.0
V/ns
2, 3
V
DDQ
V
IH
(AC) min
V
IH
(DC) min
V
REF
V
IL
(DC) max
V
IL
(AC) max
V
SS
< AC Input Test Signal Waveform >
V
SWING(MAX)
delta TR
delta TF
V
REF
- V
IL
(AC) max
delta TF
Falling Slew =
Rising Slew =
V
IH
(AC) min - V
REF
delta TR
相關(guān)PDF資料
PDF描述
M393T6453FZA-D5 DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6453FZA-CC DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6450FZA-CC DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6453FZ0-CC DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6453FG0-CC DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M393T6450FZ3-CD5/CC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6450FZA-CC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6450FZA-CE6/D5/CC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6450FZA-D5 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
M393T6453FG0-CC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 256Mb F-die 72-bit ECC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*