參數(shù)資料
型號(hào): M38D24G4-XXXFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
封裝: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, LQFP-64
文件頁(yè)數(shù): 78/136頁(yè)
文件大小: 2856K
代理商: M38D24G4-XXXFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
Rev.3.02
Apr 10, 2008
Page 46 of 131
REJ03B0177-0302
38D2 Group
LCD DRIVE CONTROL CIRCUIT
The 38D2 Group has the built-in Liquid Crystal Display (LCD)
drive control circuit consisting of the following.
LCD display RAM
Segment output disable register
LCD mode register
Selector
Timing controller
Common driver
Segment driver
Bias control circuit
A maximum of 24 segment output pins and 4 common output
pins can be used.
Up to 96 pixels can be controlled for an LCD display. When the
LCD enable bit is set to “1” after data is set in the LCD mode
register, the segment output disable register, and the LCD display
RAM, the LCD drive control circuit starts reading the display
data automatically, performs the bias control and the duty ratio
control, and displays the data on the LCD panel.
.
Fig. 38 Structure of LCD related registers
Table 11
Maximum number of display pixels at each duty ratio
Duty ratio
Maximum number of display pixels
2
48 dots
or 8 segment LCD 6 digits
3
72 dots
or 8 segment LCD 9 digits
4
96 dots
or 8 segment LCD 12 digits
LCD mode register
(LM : address 001316)
b7
b0
Duty ratio selection bits
b1b0
0 0 : Not used
0 1 : 2 (use COM0, COM1)
1 0 : 3 (use COM0-COM2)
1 1 : 4 (use COM0-COM3)
Bias control bit
0 : 1/3 bias
1 : 1/2 bias
LCD enable bit
0 : LCD OFF
1 : LCD ON
LCD drive timing selection bit
0 : Type A
1 : Type B
LCD circuit divider division ratio selection bits
b6b5
0 0 : Clock input
0 1 : 2 division of clock input
1 0 : 4 division of clock input
1 1 : 8 division of clock input
LCDCK count source selection bit (Note 3)
0 : f(XCIN)/32
1 :
φSOURCE/8192
Segment output disable register 0
(SEG0 : address 0FF416)
b7
b0
Segment output disable bit 0
0 : Segment output SEG0
1 : Output port P00
Segment output disable bit 1
0 : Segment output SEG1
1 : Output port P01
Segment output disable bit 2
0 : Segment output SEG2
1 : Output port P02
Segment output disable bit 3
0 : Segment output SEG3
1 : Output port P03
Segment output disable bit 4
0 : Segment output SEG4
1 : Output port P04
Segment output disable bit 5
0 : Segment output SEG5
1 : Output port P05
Segment output disable bit 6
0 : Segment output SEG6
1 : Output port P06
Segment output disable bit 7
0 : Segment output SEG7
1 : Output port P07
Segment output disable register 1
(SEG1 : address 0FF516)
b7
b0
Segment output disable bit 8
0 : Segment output SEG8
1 : Output port P10
Segment output disable bit 9
0 : Segment output SEG9
1 : Output port P11
Segment output disable bit 10
0 : Segment output SEG10
1 : Output port P12
Segment output disable bit 11
0 : Segment output SEG11
1 : Output port P13
Segment output disable bit 12
0 : Segment output SEG12
1 : Output port P14
Segment output disable bit 13
0 : Segment output SEG13
1 : Output port P15
Segment output disable bit 14
0 : Segment output SEG14
1 : Output port P16
Segment output disable bit 15
0 : Segment output SEG15
1 : Output port P17
Segment output disable register 2
(SEG2 : address 0FE616)
b7
b0
Segment output disable bit 16
0 : Segment output SEG16
1 : Output port P20
Segment output disable bit 17
0 : Segment output SEG17
1 : Output port P21
Segment output disable bit 18
0 : Segment output SEG18
1 : Output port P22
Segment output disable bit 19
0 : Segment output SEG19
1 : Output port P23
Segment output disable bit 20
0 : Segment output SEG20
1 : Output port P24
Segment output disable bit 21
0 : Segment output SEG21
1 : Output port P25
Segment output disable bit 22
0 : Segment output SEG22
1 : Output port P26
Segment output disable bit 23
0 : Segment output SEG23
1 : Output port P27
Notes 1: Only pins set to output ports by the direction register can be controlled to switch to output ports or segment outputs by the segment output disable
register.
2: When the VL pin input selection bit (VLSEL) of the LCD power control register (address 003816) is “1”, settings of the segment output disable bit 22 and
segment output disable bit 23 are invalid.
3: LCDCK is a clock for an LCD timing controller.
φ SOURCE represents the supply source of internal clock φ.
XIN input: in the frequency/2, 4 or 8 mode, Internal on-chip oscillator divided by 4 in the on-chip oscillator mode, and Sub clock in the low-speed mode.
(1)
相關(guān)PDF資料
PDF描述
M38D24G4HP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D24G6FP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D24G4FP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M38D59FFHP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP80
M38D58G8HP 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38D24G4XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G5XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G5XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38D24G6FP#U0 功能描述:IC 740/38D2 MCU QZ-ROM 80QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
M38D24G6HP#U0 功能描述:IC 740/38D2 MCU QZ-ROM 64LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)