- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67774 > M38C29MCA-XXXHP 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | M38C29MCA-XXXHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 0.50 MM PITCH, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 102/104頁 |
| 文件大?。?/td> | 1327K |
| 代理商： | M38C29MCA-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁
Rev.2.00
May 28, 2004
page 95 of 100
38C2 Group (A Version)
Fig. 5 Sequence of changing relevant register
<Reason>
When setting the followings, the interrupt request bit may be set to “1”.
When selecting external interrupt active edge
INT0 interrupt edge selection bit
(bit 0 of interrupt edge selection register (address 003A16))
INT1 interrupt edge selection bit
(bit 1 of interrupt edge selection register (address 003A16))
INT2 interrupt edge selection bit
(bit 2 of interrupt edge selection register (address 003A16))
CNTR0 active edge switch bit
(bit 6 of timer X control register (address 0FF416))
CNTR1 active edge switch bit
(bit 6 of timer Y mode register (address 003016))
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Interrupt edge selection register (address 003A16)
3. Check of interrupt request bit
When executing the BBC or BBS instruction to an interrupt request
bit of an interrupt request register immediately after this bit is set to
“ 0” , take the following sequence.
<Reason>
If the BBC or BBS instruction is executed immediately after an inter-
rupt request bit of an interrupt request register is cleared to “0”, the
value of the interrupt request bit before being cleared to “ 0”
is read.
Set the corresponding interrupt enable bit to “0” (disabled) .
↓
Set the interrupt edge select bit, active edge switch bit, or the
interrupt source select bit.
↓
NOP (One or more instructions)
↓
Set the corresponding interrupt request bit to “0”
(no interrupt request issued).
↓
Set the corresponding interrupt enable bit to “1” (enabled).
Set the interrupt request bit to “0” (no interrupt issued)
↓
NOP (one or more instructions)
↓
Execute the BBC or BBS instruction
Fig. 6 Sequence of check of interrupt request bit
Notes on Interrupts
1. Unused interrupts
Set the interrupt enable bit for unused interrupts to “ 0”
(disabled).
2. Change of relevant register settings
When not requiring for the interrupt occurrence synchronous with
the following case, take the sequence shown in Figure 5.
When selecting external interrupt active edge
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Notes on Timer
1. When n (0 to 255) is written to a timer latch, the frequency divisin
ratio is 1/(n+1).
2. The timers share the one frequency divider to generate the count
source. Accordingly, when each timer starts operating, initializing
the frequency divider is not executed. Therefore, when the frequency
divider is selected for the count source, the delay of the maximum
one cycle of the count source is generated until the timer starts
counting or the waveform is output from timer starts operating. Also,
the count source cannot be checked externally.
3. Set the timer which is not used as follows:
Stop the count (when using a timer with stop control)
Set “ 0”
to the corresponding interrupt enable bit
Notes on Timer X
1. CNTR0 active edge selection
The CNTR0 active edge selection bit (bit 6 of timer X mode register)
also effects the active edge of the generation of the CNTR0 inter-
rupt request.
When the pulse width is measured, set the bit 7 of the CNTR0 ac-
tive edge switch bits to “ 0” .
2. Write order to timer X
In the timer mode, pulse output mode, event counter mode and
pulse width measurement mode, write to the following registers in
the order as shown below;
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
Do not write to only one of them.
When the above mode is set and timer X operates as the 16-bit
counter, if the timer X register (extension) is never set after reset is
released, setting the timer X register (extension) is not required. In
this case, write the timer X register (low-order) first and the timer X
register (high-order). However, once writing to the timer X register
(extension) is executed, note that the value is retained to the reload
latch.
In the IGBT output and PWM modes, do not write “1” to the timer X
register (extension). Also, when “1” is already written to the timer X
register, be sure to write “ 0”
to the register before using.
Write to the following registers in the order as shown below;
the compare register (high- and low-order),
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
It is possible to use whichever order to write to the compare regis-
ter (high- and low-order). However, write both the compare register
and the timer X register at the same time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38C29FFAHP | 8-BIT, FLASH, 5 MHz, MICROCONTROLLER, PQFP64 |
| M38C29FFAFP | 8-BIT, FLASH, 5 MHz, MICROCONTROLLER, PQFP64 |
| M38K29F8LHP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| M38K27M4L-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| M38K29RFS | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, CPGA100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38C29MC-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C29MC-XXXHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C29RLFS | 功能描述:EMULATOR MCU FOR A-VERSION 38C2 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:* |
| M38C29T-64FPD | 功能描述:DEV 100-PIN RFS/MCU TO 64-PIN 0. RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M38C29T-64LCA | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Converter from 100-pin RFS Type Emulator MCU to 64-pin 0.8mm-pitch QFP (for 38C1, 38C2, 38K0 and 38K2 Group of 38000 Series) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。