- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370955 > M38B47E5H-XXXXFP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38B47E5H-XXXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 33/78頁 |
| 文件大?。?/td> | 1214K |
| 代理商： | M38B47E5H-XXXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
33
38B4 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
When the external synchronous clock is selected, input an “H” level
signal into the S
BUSY1
input and an “L” level signal into the S
BUSY1
input in the initial status in which transfer is stopped. At this time,
the transfer clocks to be input in S
CLK1
become invalid.
During serial transfer, the transfer clocks to be input in S
CLK1
be-
come valid, enabling a transmit/receive operation, while an “L” level
signal is input into the S
BUSY1
input and an “H” level signal is input
into the S
BUSY1
input.
When changing the input values in the S
BUSY1
input and the S
BUSY1
input at these operations, change them when the S
CLK1
input is in a
high state.
When the high impedance of the S
OUT1
output is selected by the
S
OUT1
pin control bit (b6), the S
OUT1
output becomes active, en-
abling serial transfer by inputting a transfer clock to S
CLK1
, while an
“L” level signal is input into the S
BUSY1
input and an “H” level signal
is input into the S
BUSY1
input.
3. S
BUSY1
output signal
The S
BUSY1
output is a signal which requests a stop of transmis-
sion/reception to the serial transfer destination. In the automatic
transfer serial I/O mode, regardless of the internal or external syn-
chronous clock, whether the S
BUSY1
output is to be active at trans-
fer of each 1-byte data or during transfer of all data can be selected
by the S
BUSY1
output S
STB1
output function selection bit (b4).
In the initial status, the status in which the serial I/O initialization bit
(b4) is reset to “0”, the S
BUSY1
output goes to “H” and the S
BUSY1
output goes to “L”.
Fig. 28 S
BUSY1
input operation (internal synchronous clock)
Fig. 29 S
BUSY1
input operation (external synchronous clock)
G
Handshake signal
1. S
STB1
output signal
The S
STB1
output is a signal to inform an end of transmission/re-
ception to the serial transfer destination. The S
STB1
output signal
can be used only when the internal synchronous clock is selected.
In the initial status, namely, in the status in which the serial I/O
initialization bit (b4) is reset to “0”, the S
STB1
output goes to “L”, or
the S
STB1
output goes to “H”.
At the end of transmit/receive operation, when the data of the serial
I/O1 register is all output from S
OUT1
, pulses are output in the pe-
riod of 1 cycle of the transfer clock so as to cause the S
STB1
output
to go “H” or the S
STB1
output to go “L.” After that, each pulse is
returned to the initial status in which S
STB1
output goes to “L” or the
S
STB1
output goes to “H”.
Furthermore, after 1 cycle, the serial transfer status flag (b5) is re-
set to “0”.
In the automatic transfer serial I/O mode, whether the S
STB1
output
is to be active at an end of each 1-byte data or after completion of
transfer of all data can be selected by the S
BUSY1
output S
STB1
output function selection bit (b4 of address 001A
16
) of serial I/O1
control register 2.
2. S
BUSY1
input signal
The S
BUSY1
input is a signal which receives a request for a stop of
transmission/reception from the serial transfer destination.
When the internal synchronous clock is selected, input an “H” level
signal into the S
BUSY1
input and an “L” level signal into the S
BUSY1
input in the initial status in which transfer is stopped.
When starting a transmit/receive operation, input an “L” level signal
into the S
BUSY1
input and an “H” level signal into the S
BUSY1
input in
the period of 1.5 cycles or more of the transfer clock. Then, transfer
clocks are output from the S
CLK1
output.
When an “H” level signal is input into the S
BUSY1
input and an “L”
level signal into the S
BUSY1
input after a transmit/receive operation
is started, this transmit/receive operation are not stopped immedi-
ately and the transfer clocks from the S
CLK1
output is not stopped
until the specified number of bits are transmitted and received.
The handshake unit of the 8-bit serial I/O is 8 bits and that of the
automatic transfer serial I/O is 8 bits.
Fig. 27 S
STB1
output operation
S
S
T
B
1
S
C
L
K
1
S
O
U
T
1
S
s
e
t
r
t
i
u
a
l
t
f
r
l
a
a
n
g
s
f
e
r
a
s
S
B
U
S
Y
1
S
C
L
K
1
S
O
U
T
1
S
B
U
S
Y
1
S
C
L
K
1
S
O
h
i
U
h
-
T
m
1
p
In
v
a
l
i
d
(O
u
t
p
u
t
g
i
e
d
a
n
c
e
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38B47E6H-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B48M1H-XXXXFP | 27PF 100V 5% MONOLITH CERM CAP |
| M38B48M2H-XXXXFP | 390PF 100V 5% MONOLITH CERM CAP |
| M38B49E6H-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B49M5H-XXXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38B47E6H-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B47E7H-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B47E8H-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B47E9H-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B47EAH-XXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。