• <source id="doclq"></source>

    參數(shù)資料
    型號(hào): M38B43EBH-XXXXFP
    廠商: Mitsubishi Electric Corporation
    英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    中文描述: 單芯片8位CMOS微機(jī)
    文件頁(yè)數(shù): 50/78頁(yè)
    文件大?。?/td> 1214K
    代理商: M38B43EBH-XXXXFP
    50
    38B4 Group
    SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    MITSUBISHI MICROCOMPUTERS
    P8
    4
    to P8
    7
    FLD Output Reverse Function
    P8
    4
    to P8
    7
    are provided with a function to reverse the polarity of the
    FLD output. This function is useful in adjusting the polarity when
    using an externally installed driver.
    The output polarity can be reversed by setting “1” to bit 0 of the port
    P8 FLD output control register.
    P8
    4
    to P8
    7
    Toff Invalid Function
    P8
    4
    to P8
    7
    can output waveform in which Toff is invalid, when P8
    4
    to
    P8
    7
    is selected FLD ports (See Figure 52).
    The function is useful when using a 4 bits
    16 bits decoder. The Toff
    can be invalid by setting “1” to bit 2 of the port P8FLD output control
    register (address 0EFC
    16
    ).
    P8
    4
    to P8
    7
    Output Delay Function
    P8
    4
    to P8
    7
    can output waveform in which is delayed for 16
    μ
    s, when
    selecting FLD port and selecting Toff invalid function (See Figure
    52). When using a 4 bits
    16 bits decoder, the function can be use-
    ful for prevention of leak radiation caused by phase discrepancy be-
    tween segment output waveform and digit output waveform. This func-
    tion can be set by setting “1” to bit 3 of the port P8FLD output control
    register (address 0EFC
    16
    ).
    Dimmer Signal Output Function
    P6
    3
    can output the dimmer signal. When using a 4 bits
    16 bits
    decoder, the dimmer signal can be used as a control signal for a 4
    bits
    16 bits decoder. When using M35501FP, the dimmer signal
    can be used as the CLK signal. The dimmer signal can be output by
    setting “1” to bit 4 of the port P8FLD output control register (address
    0EFC
    16
    ).
    Fig. 52 P8
    4
    to P8
    7
    FLD output waveform
    Toff2 Control Bit
    The value of the Toff2 time set register is valid when gradation dis-
    play mode is selected. The FLD ports output (set) the data of display
    RAM at the end of the Toff1 time and output “0” (reset) at the end of
    the Toff2 time, when bit 7 of the port P8FLD output control register is
    “0”.
    The FLD ports output (set) the data of display RAM at the end of the
    Toff2 time and output “0” (reset) at the end of Tdisp time, when bit 7
    of the port P8FLD output control register is “1”.
    Fig. 53 Structure of port P8 FLD output control register
    S
    e
    g
    m
    D
    e
    i
    n
    g
    t
    t
    i
    A
    t
    T
    g
    o
    r
    f
    f
    d
    (
    2
    a
    a
    c
    t
    g
    c
    o
    o
    r
    o
    n
    n
    a
    n
    t
    d
    t
    r
    d
    o
    i
    a
    r
    o
    l
    b
    p
    i
    o
    l
    i
    a
    n
    a
    t
    y
    d
    t
    =
    m
    i
    s
    a
    =
    0
    d
    l
    a
    1
    i
    n
    e
    y
    )
    a
    i
    s
    t
    l
    o
    p
    t
    d
    T
    d
    i
    s
    p
    T
    o
    f
    f
    2
    T
    o
    f
    f
    1
    1
    6
    μ
    s
    P
    f
    8
    4
    f
    i
    n
    P
    a
    8
    7
    l
    i
    d
    T
    o
    v
    P
    f
    8
    4
    f
    i
    n
    D
    P
    a
    e
    8
    7
    l
    i
    d
    a
    T
    o
    v
    l
    y
    D
    i
    m
    m
    e
    r
    s
    i
    g
    n
    a
    l
    A
    t
    T
    g
    o
    r
    f
    f
    d
    (
    2
    a
    a
    c
    t
    g
    c
    o
    o
    r
    o
    n
    n
    a
    n
    t
    d
    t
    r
    d
    o
    i
    a
    r
    o
    l
    b
    p
    i
    o
    l
    i
    a
    n
    a
    t
    y
    d
    t
    =
    m
    i
    s
    a
    =
    1
    d
    l
    a
    1
    i
    n
    e
    y
    )
    a
    i
    s
    t
    l
    o
    p
    t
    d
    P
    (
    o
    P
    r
    t
    F
    P
    L
    8
    D
    F
    C
    L
    O
    D
    o
    :
    u
    a
    t
    p
    d
    u
    d
    t
    r
    e
    c
    s
    o
    s
    n
    t
    0
    r
    E
    o
    l
    F
    r
    C
    1
    e
    g
    i
    s
    t
    e
    r
    8
    N
    6
    )
    P
    8
    4
    0
    1
    P
    u
    e
    8
    7
    t
    p
    v
    e
    F
    u
    r
    L
    n
    s
    e
    D
    o
    r
    o
    m
    u
    u
    t
    a
    p
    p
    l
    u
    u
    l
    y
    t
    t
    r
    e
    v
    e
    r
    s
    e
    b
    i
    t
    :
    :
    O
    R
    t
    o
    t
    N
    o
    t
    u
    s
    e
    d
    (
    0
    a
    t
    r
    e
    a
    d
    i
    n
    g
    )
    P
    8
    4
    0
    :
    1
    :
    P
    p
    o
    8
    7
    e
    f
    f
    T
    a
    n
    o
    t
    i
    v
    f
    f
    g
    l
    i
    i
    d
    n
    n
    v
    o
    a
    r
    l
    i
    d
    a
    b
    l
    l
    i
    t
    O
    T
    r
    i
    n
    a
    m
    y
    P
    8
    4
    0
    :
    1
    :
    P
    o
    e
    8
    7
    d
    l
    a
    d
    l
    e
    a
    l
    y
    a
    y
    c
    o
    n
    t
    r
    o
    l
    b
    i
    t
    (
    N
    o
    t
    e
    )
    N
    D
    e
    y
    P
    6
    3
    /
    0
    :
    1
    :
    A
    O
    D
    N
    9
    r
    d
    i
    m
    d
    a
    e
    i
    m
    r
    y
    r
    m
    p
    o
    e
    o
    t
    r
    r
    p
    t
    u
    o
    u
    t
    p
    u
    t
    c
    o
    n
    t
    r
    o
    l
    b
    i
    t
    i
    m
    n
    u
    t
    N
    o
    t
    u
    s
    e
    d
    (
    0
    a
    t
    r
    e
    a
    d
    i
    n
    g
    )
    T
    o
    0
    f
    :
    f
    2
    G
    (
    s
    G
    (
    c
    r
    e
    r
    e
    o
    a
    t
    a
    s
    n
    d
    a
    d
    e
    t
    r
    t
    t
    a
    o
    i
    o
    T
    i
    o
    t
    l
    n
    o
    n
    T
    b
    i
    d
    f
    1
    d
    d
    t
    a
    t
    a
    t
    i
    )
    i
    i
    s
    s
    p
    l
    a
    y
    d
    a
    t
    a
    i
    s
    r
    e
    s
    e
    t
    a
    t
    T
    o
    f
    f
    2
    f
    1
    :
    s
    p
    p
    l
    a
    y
    d
    a
    t
    a
    i
    s
    s
    e
    t
    a
    t
    T
    o
    f
    f
    2
    r
    )
    b
    7
    b
    0
    N
    o
    t
    e
    :
    V
    a
    l
    i
    d
    o
    n
    l
    y
    w
    h
    e
    n
    s
    e
    l
    e
    c
    t
    i
    n
    g
    F
    L
    D
    p
    o
    r
    t
    a
    n
    d
    P
    8
    4
    P
    8
    7
    T
    o
    f
    f
    i
    n
    v
    a
    l
    i
    d
    f
    u
    n
    c
    t
    i
    o
    n
    相關(guān)PDF資料
    PDF描述
    M38B44EBH-XXXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B45EBH-XXXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B47EBH-XXXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B48EBH-XXXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B49EBH-XXXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M38B43ECH-XXXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B43EDH-XXXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B43EEH-XXXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B43EFH-XXXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
    M38B43M1H-XXXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER