51
3886 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
A-D CONVERTER
[A-D Conversion Register 1,2 (AD1, AD2)]
0035
16
, 0038
16
The A-D conversion register is a read-only register that stores the
result of an A-D conversion. When reading this register during an
A-D conversion, the previous conversion result is read.
Bit 7 of the A-D conversion register 2 is the conversion mode se-
lection bit. When this bit is set to “0,” the A-D converter becomes
the 10-bit A-D mode. When this bit is set to “1,” that becomes the
8-bit A-D mode. The conversion result of the 8-bit A-D mode is
stored in the A-D conversion register 1. As for 10-bit A-D mode,
10-bit reading or 8-bit reading can be performed by selecting the
reading procedure of the A-D conversion register 1, 2 after A-D
conversion is completed (in Figure 48).
The A-D conversion register 1 performs the 8-bit reading inclined
to MSB after reset, the A-D conversion is started, or reading of the
A-D converter register 1 is generated; and the register becomes
the 8-bit reading inclined to LSB after the A-D converter register 2
is generated.
[AD/DA Control Register (ADCON)] 0034
16
The AD/DA control register controls the A-D conversion process.
Bits 0 to 2 select a specific analog input pin. Bit 3 signals the
completion of an A-D conversion. The value of this bit remains at
“0” during an A-D conversion, and changes to “1” when an A-D
conversion ends. Writing “0” to this bit starts the A-D conversion.
Comparison Voltage Generator
The comparison voltage generator divides the voltage between
AV
SS
and V
REF
into 1024, and outputs the divided voltages in the
10-bit A-D mode (256 division in 8-bit A-D mode).
The A-D converter successively compares the comparison voltage
V
ref
in each mode, dividing the V
REF
(see below), with the input
voltage.
10-bit A-D mode (10-bit reading)
V
REF
1024
V
ref
=
n (n = 0–1023)
10-bit A-D mode (8-bit reading)
V
REF
256
V
ref
=
n (n = 0–255)
8-bit A-D mode
V
REF
V
ref
=
(n–0.5) (n = 1–255)
=0
(n = 0)
Fig. 47 Structure of AD/DA control register
Channel Selector
The channel selector selects one of ports P6
0
/AN
0
to P6
7
/AN
7
,
and inputs the voltage to the comparator.
Comparator and Control Circuit
The comparator and control circuit compares an analog input volt-
age with the comparison voltage, and then stores the result in the
A-D conversion registers 1, 2. When an A-D conversion is com-
pleted, the control circuit sets the A-D conversion completion bit
and the A-D interrupt request bit to “1”.
Note that because the comparator consists of a capacitor cou-
pling, set f(X
IN
) to 500 kHz or more during an A-D conversion.
256
Fig. 48 Structure of 10-bit A-D mode reading
A
(
D
A
/
D
C
A
O
c
N
o
n
:
t
r
d
o
l
r
r
e
e
g
s
i
s
t
e
0
r
3
D
a
d
s
0
4
1
6
)
A
n
a
b
l
o
g
b
1
i
n
b
p
0
u
t
p
i
n
s
e
l
e
c
t
i
o
n
b
i
t
s
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
:
:
:
:
:
:
:
:
P
P
P
P
P
P
P
P
6
0
/
6
1
/
6
2
/
6
3
/
6
4
/
6
5
/
6
6
/
6
7
/
A
A
A
A
A
A
A
A
N
0
N
1
N
2
N
3
N
4
N
5
N
6
N
7
A
-
D
c
0
1
o
:
:
n
C
C
v
o
o
e
n
n
r
v
v
s
i
o
r
r
n
s
s
o
i
o
c
o
n
n
m
i
c
p
o
l
e
r
t
o
p
i
o
g
l
e
n
r
t
b
s
d
i
s
t
e
e
i
n
p
m
e
e
P
W
M
0
0
1
o
P
P
u
5
6
/
3
0
/
t
p
u
P
P
t
W
W
p
i
n
s
1
0
e
l
e
c
t
i
o
n
b
i
t
:
:
M
0
M
0
P
W
M
1
0
1
o
P
P
u
5
7
/
3
1
/
t
p
u
P
P
t
W
W
p
i
n
s
1
0
e
l
e
c
t
i
o
n
b
i
t
:
:
M
1
M
1
D
A
1
0
A
o
:
u
D
1
t
p
A
o
u
1
u
t
p
e
o
u
n
u
t
a
t
p
e
b
u
n
l
e
t
a
d
b
b
i
l
i
s
e
t
a
d
b
l
e
d
1
:
D
t
D
A
2
0
1
o
:
:
u
D
D
t
p
A
A
u
2
2
t
e
o
o
n
u
u
a
t
p
t
p
b
u
u
l
e
t
t
d
e
b
i
n
i
s
t
a
a
b
b
l
e
e
d
d
l
b
7
b
0
2
1
0
-
R
b
i
t
a
r
d
e
a
a
d
d
i
d
n
g
r
e
(
e
s
s
0
0
3
8
1
b
0
6
b
e
f
o
r
e
0
0
3
5
1
6
)
(
A
d
d
r
e
s
s
0
0
3
8
1
6
)
(
A
d
d
r
e
s
s
0
0
3
5
1
6
)
8
-
b
i
t
r
e
a
d
i
n
g
(
R
e
a
d
o
n
b
l
y
a
d
d
r
e
s
s
0
0
3
5
1
6
)
(
A
d
d
r
e
s
s
0
0
3
5
1
6
)
b
0
8
7 b
6 b
5 b
4 b
3 b
2 b
1 b
0
7
b
0
b
9
b
7
b
N
o
t
e
:
B
i
t
s
2
t
o
6
o
f
a
d
d
r
e
s
s
0
0
3
8
1
6
b
e
c
o
m
e
s
“
0
”
a
t
r
e
a
d
i
n
g
.
9 b
8 b
7 b
6 b
5 b
4 b
3 b
2
7
b
0