- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69015 > M38513E4SP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP42 PDF資料下載
參數(shù)資料
| 型號： | M38513E4SP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | 0.600 INCH, 1.78 MM, PLASTIC, SDIP-42 |
| 文件頁數(shù)： | 20/55頁 |
| 文件大?。?/td> | 887K |
| 代理商： | M38513E4SP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
26
3851 Group
(Built-in 16 KB ROM)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Fig. 28 START condition detecting timing diagram
START/STOP Condition Detecting Operation
The START/STOP condition detection operations are shown in
Figures 28, 29, and Table 8. The START/STOP condition is set by
the START/STOP condition set bit.
The START/STOP condition can be detected only when the input
signal of the SCL and SDA pins satisfy three conditions: SCL re-
lease time, setup time, and hold time (see Table 8).
The BB flag is set to “1” by detecting the START condition and is
reset to “0” by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode
and the high-speed clock mode. Refer to Table 8, the BB flag set/
reset time.
Note: When a STOP condition is detected in the slave mode (MST = 0), an
interrupt request signal “IICIRQ” occurs to the CPU.
START Condition Generating Method
When writing “1” to the MST, TRX, and BB bits of the I2C status
register (address 002D16) at the same time after writing the slave
address to the I2C data shift register (address 002B16) with the
condition in which the ES0 bit of the I2C control register (address
002E16) and the BB flag are “0”, a START condition occurs. After
that, the bit counter becomes “0002” and an SCL for 1 byte is out-
put. The START condition generating timing is different in the
standard clock mode and the high-speed clock mode. Refer to
Figure 26, the START condition generating timing diagram, and
Table 6, the START condition generating timing table.
STOP Condition Generating Method
When the ES0 bit of the I2C control register (address 002E16) is
“1,” write “1” to the MST and TRX bits, and write “0” to the BB bit
of the I2C status register (address 002D16) simultaneously. Then a
STOP condition occurs. The STOP condition generating timing is
different in the standard clock mode and the high-speed clock
mode. Refer to Figure 27, the STOP condition generating timing
diagram, and Table 7, the STOP condition generating timing table.
Fig. 26 START condition generating timing diagram
Fig. 27 STOP condition generating timing diagram
Table 7 STOP condition generating timing table
Item
Setup time
Hold time
Standard clock mode
5.0
s (20 cycles)
4.5
s (18 cycles)
Note: Absolute time at
φ = 4 MHz. The value in parentheses denotes the
number of
φ cycles.
High-speed clock mode
3.0
s (12 cycles)
2.5
s (10 cycles)
Table 6 START condition generating timing table
Item
Setup time
Hold time
Standard clock mode
5.0
s (20 cycles)
5.0
s (20 cycles)
Note: Absolute time at
φ = 4 MHz. The value in parentheses denotes the
number of
φ cycles.
High-speed clock mode
2.5
s (10 cycles)
2.5
s (10 cycles)
Table 8 START condition/STOP condition detecting conditions
Note: Unit : Cycle number of system clock
φ
SSC value is the decimal notation value of the START/STOP condi-
tion set bits SSC4 to SSC0. Do not set “0” or an odd number to SSC
value. The value in parentheses is an example when the I2C START/
STOP condition control register is set to “1816” at
φ = 4 MHz.
Fig. 29 STOP condition detecting timing diagram
SCL release time
Standard clock mode
High-speed clock mode
4 cycles (1.0
s)
2 cycles (1.0
s)
2 cycles (0.5
s)
3.5 cycles (0.875
s)
SSC value + 1
2
SSC value + 1
2
SSC value –1
2
Setup time
Hold time
BB flag set/
reset time
SSC value + 1 cycle (6.25
s)
cycle < 4.0
s (3.125 s)
cycle < 4.0
s (3.125 s)
+ 2 cycles (3.375
s)
I2C status register
write signal
Hold time
Setup
time
SCL
SDA
I2C status register
write signal
Hold time
Setup
time
SCL
SDA
Hold time
Setup
time
SCL
SDA
BB flag
SCL release time
BB flag
reset
time
Hold time
Setup
time
SCL
SDA
BB flag
SCL release time
BB flag
reset
time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38513M4-XXXFP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO42 |
| M38588GCSP | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDIP42 |
| M38588GCFP | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| M38749EFT | 8-BIT, OTPROM, 3.2 MHz, MICROCONTROLLER, PQFP80 |
| M38749EFFS | 8-BIT, UVPROM, 3.2 MHz, MICROCONTROLLER, CQCC80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38514E6FP | 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube |
| M38514E6SP | 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube |
| M38517T-ADS | 功能描述:DEV TMP TRGT BRD FOR M38517RSS & RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M38517T-PAC | 功能描述:DEV SIMPLE TOOL EMULATOR FOR M38 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:* |
| M3852 BK001 | 制造商:Alpha Wire 功能描述:CBL 8COND 14AWG BLK 1000' |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。