參數(shù)資料
型號: M38507M8-XXXSP
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述: 單芯片8位CMOS微機(jī)
文件頁數(shù): 27/99頁
文件大?。?/td> 1384K
代理商: M38507M8-XXXSP
27
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3850 Group (Spec. H/A)
INTERRUPTS
Interrupts occur by 15 sources among 15 sources: six external,
eight internal, and one software.
Interrupt Control
Each interrupt is controlled by an interrupt request bit, an interrupt
enable bit, and the interrupt disable flag except for the software in-
terrupt set by the BRK instruction. An interrupt occurs if the
corresponding interrupt request and enable bits are
1
and the in-
terrupt disable flag is
0
.
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be
set by software.
The BRK instruction cannot be disabled with any flag or bit. The I
(interrupt disable) flag disables all interrupts except the BRK in-
struction interrupt.
When several interrupts occur at the same time, the interrupts are
received according to priority.
Interrupt Operation
By acceptance of an interrupt, the following operations are auto-
matically performed:
1. The contents of the program counter and the processor status
register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
3. The interrupt jump destination address is read from the vector
table into the program counter.
I
Notes
When setting the followings, the interrupt request bit may be set to
1
.
When setting external interrupt active edge
Related register: Interrupt edge selection register (address 3A
16
)
Timer XY mode register (address 23
16
)
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Related register: Interrupt edge selection register (address 3A
16
)
When not requiring for the interrupt occurrence synchronized with
these setting, take the following sequence.
Set the corresponding interrupt enable bit to
0
(disabled).
Set the interrupt edge select bit or the interrupt source select bit
to
1
.
Set the corresponding interrupt request bit to
0
after 1 or more
instructions have been executed.
Set the corresponding interrupt enable bit to
1
(enabled).
相關(guān)PDF資料
PDF描述
M38504E6-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38507E8FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38503E4SS SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38503M4 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38503MXH SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M3851 BK001 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 1000'
M3851 BK002 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 500'
M3851 BK005 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 100'
M38510/00102BCB 制造商:n/a 功能描述:38510/00102 S6I6B 制造商: 功能描述: 制造商:undefined 功能描述:
M38510/00103BCA 制造商:QP Semiconductor 功能描述:NAND GATE, TRIPLE 3-INPUT