- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45039 > M38022M2-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 PDF資料下載
參數(shù)資料
| 型號： | M38022M2-XXXSP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| 封裝： | 0.750 INCH, 1.78 MM PITCH, PLASTIC, SDIP-64 |
| 文件頁數(shù)： | 44/54頁 |
| 文件大小： | 590K |
| 代理商： | M38022M2-XXXSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
MITSUBISHI MICROCOMPUTERS
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
3802 Group
46
Note 1: The RESETOUT output goes “H” in sync with the rise of the
φ clock that is anywhere between about 8 cycle and 13 cycles after
the RESET input goes “H”.
TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE
(Extended operating temperature version)
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –40 to 85
°C, unless otherwise noted)
Before
φ ONW input set up time
After
φ ONW input hold time
Before
φ data bus set up time
After
φ data bus hold time
Before RD ONW input set up time
Before WR ONW input set up time
After RD ONW input hold time
After WR ONW input hold time
Before RD data bus set up time
After RD data bus hold time
tsu(ONW–
φ)
th(
φ–ONW)
tsu(DB–
φ)
th(
φ–DB)
tsu(ONW–RD)
tsu(ONW–WR)
th(RD–ONW)
th(WR–ONW)
tsu(DB–RD)
th(RD–DB)
Symbol
Parameter
Limits
Min.
ns
Unit
–20
60
0
–20
65
0
Typ.
Max.
φ clock cycle time
φ clock “H” pulse width
φ clock “L” pulse width
After
φ AD15–AD8 delay time
After
φ AD15–AD8 valid time
After
φ AD7–AD0 delay time
After
φ AD7–AD0 valid time
SYNC delay time
SYNC valid time
RD and WR delay time
RD and WR valid time
After
φ data bus delay time
After
φ data bus valid time
RD pulse width, WR pulse width
(when one wait is valid)
40
45
20
10
70
Symbol
Parameter
Min.
ns
Unit
tc(XIN)–10
6
3
15
2!tc(XIN)
20
10
25
10
20
10
5
20
Typ.
Max.
tc(
φ)
twH(
φ)
twL(
φ)
td(
φ–AH)
tv(
φ–AH)
td(
φ–AL)
tv(
φ–AL)
td(
φ–SYNC)
tv(
φ–SYNC)
td(
φ–WR)
tv(
φ–WR)
td(
φ–DB)
tv(
φ–DB)
twL(RD)
twL(WR)
td(AH–RD)
td(AH–WR)
td(AL–RD)
td(AL–WR)
tv(RD–AH)
tv(WR–AH)
tv(RD–AL)
tv(WR–AL)
td(WR–DB)
tv(WR–DB)
td(RESET–RESETOUT)
tv(
φ–RESET)
Test conditions
Fig. 36
SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE
(Extended operating temperature version)
Fig. 36
Circuit for measuring output switching
characteristics
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –40 to 85
°C, unless otherwise noted)
After AD15–AD8 RD delay time
After AD15–AD8 WR delay time
After AD7–AD0 RD delay time
After AD7–AD0 WR delay time
After RD AD15–AD8 valid time
After WR AD15–AD8 valid time
After RD AD7–AD0 valid time
After WR AD7–AD0 valid time
After WR data bus delay time
After WR data bus valid time
RESETOUT output delay time
RESETOUT output valid time (Note 1)
tc(XIN)–10
3tc(XIN)–10
tc(XIN)–35
tc(XIN)–40
0
10
0
tc(XIN)–15
tc(XIN)–20
5
15
65
200
ns
Measurement output pin
100pF
CMOS output
Limits
相關PDF資料 |
PDF描述 |
|---|---|
| M38027M8-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| M38027E8FP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| M38022M2DXXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M38022M2DXXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| M38027E8-XXXSP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38022M4472FP | 制造商:Renesas Electronics Corporation 功能描述:M16C FLASH 256K/20K, 24MHZ,DMA,I2C,IEBU - Trays |
| M38022M4-472FP | 制造商:Renesas Electronics Corporation 功能描述:M16C FLASH 256K/20K, 24MHZ,DMA,I2C,IEBU - Trays |
| M38022M4-472FP#U0 | 制造商:Renesas Electronics Corporation 功能描述:M16C FLASH 256K/20K, 24MHZ,DMA,I2C,IEBU - Trays |
| M38027E8FP | 制造商:Renesas Electronics Corporation 功能描述:M16C FLASH 256K/20K, 24MHZ,DMA,I2C,IEBU - Trays |
| M38027E8FP#U0 | 制造商:Renesas Electronics Corporation 功能描述:M16C FLASH 256K/20K, 24MHZ,DMA,I2C,IEBU -LEAD FREE VERSION - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。