- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370857 > M38005M5-XXXSS (Mitsubishi Electric Corporation) 8-Bit 44.7 kSPS ADC Serial Out, Muxed Twin Ch. w/SE or Differential Option, 2 Ch. 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | M38005M5-XXXSS |
| 廠商： | Mitsubishi Electric Corporation |
| 元件分類： | 串行ADC |
| 英文描述： | 8-Bit 44.7 kSPS ADC Serial Out, Muxed Twin Ch. w/SE or Differential Option, 2 Ch. 8-SOIC |
| 中文描述： | 8位單片機(jī) |
| 文件頁數(shù)： | 38/173頁 |
| 文件大小： | 4203K |
| 代理商： | M38005M5-XXXSS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
1-24
HARDWARE
3800 GROUP USER’S MANUAL
Fig. 20 Operation of UART serial I/O function
Serial I/O control register (SIOCON) 001A
16
The serial I/O control register consists of eight control bits for the
serial I/O function.
UART control register (UARTCON) 001B
16
The UART control register consists of four control bits (bits 0 to 3)
which are valid when asynchronous serial I/O is selected and set
the data format of an data transfer. One bit in this register (bit 4) is
always valid and sets the output structure of the P4
5
/T
X
D pin.
Serial I/O status register (SIOSTS) 0019
16
The read-only serial I/O status register consists of seven flags
(bits 0 to 6) which indicate the operating status of the serial I/O
function and various errors.
Three of the flags (bits 4 to 6) are valid only in UART mode.
The receive buffer full flag (bit 1) is cleared to “0” when the receive
buffer is read.
If there is an error, it is detected at the same time that data is
transferred from the receive shift register to the receive buffer, and
the receive buffer full flag is set. A write to the serial I/O status reg-
ister clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, re-
spectively). Writing “0” to the serial I/O enable bit SIOE (bit 7 of
the Serial I/O Control Register) also clears all the status flags, in-
cluding the error flags.
All bits of the serial I/O status register are initialized to “0” at reset,
but if the transmit enable bit (bit 4) of the serial I/O control register
has been set to “1”, the transmit shift completion flag (bit 2) and
the transmit buffer empty flag (bit 0) become “1”.
Transmit buffer/Receive buffer register (TB/
RB) 0018
16
The transmit buffer and the receive buffer are located at the same
address. The transmit buffer is write-only and the receive buffer is
read-only. If a character bit length is 7 bits, the MSB of data stored
in the receive buffer is “0”.
Baud rate generator (BRG) 001C
16
The baud rate generator determines the baud rate for serial trans-
fer.
The baud rate generator divides the frequency of the count source
by 1/(n + 1), where n is the value written to the baud rate genera-
tor.
FUNCTIONAL DESCRIPTION
TSC=0
TBE=1
RBF=0
TBE=0
TBE=0
RBF=1
RBF=1
ST
D
0
D
1
SP
D
0
D
1
ST
SP
TBE=1
TSC=1
ST
D
0
D
1
SP
D
0
D
1
ST
SP
Transmit or receive clock
Transmit buffer write
signal
Generated at 2nd bit in 2-stop-bit mode
1 start bit
7 or 8 data bits
1 or 0 parity bit
1 or 2 stop bit (s)
1:
Error flag detection occurs at the same time that the RBF flag becomes "1" (at 1st stop bit, during reception).
2:
The transmit interrupt (TI) can be selected to occur when either the TBE or TSC flag becomes "1", depending on the setting of the transmit interrupt
source selection bit (TIC) of the serial I/O control register.
3:
The receive interrupt (RI) is set when the RBF flag becomes "1".
4:
After data is written to the transmit buffer when TSC=1, 0.5 to 1.5 cycles of the data shift cycle is necessary until changing to TSC=0.
Notes
8
8
Serial output T
X
D
Serial input R
X
D
Receive buffer read
signal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38005M8-XXXHP | 1 watt dc-dc converters |
| M38005M8-XXXSP | 1 watt dc-dc converters |
| M38005M8-XXXSS | 1 watt dc-dc converters |
| M38005S5-XXXFP | 1 watt dc-dc converters |
| M38005S5-XXXFS | 8-Bit 41 kSPS ADC Serial Out, Ratiometric Op or Vcc Ref, TTL/MOS Input & Output Compatible, 4 Ch. 14-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38007RSS | 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk |
| M38007T-ADS | 功能描述:DEV TEMPORARY TARGET BOARD FOR M RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:適配器板 適用于相關(guān)產(chǎn)品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M38007T-PRB | 功能描述:EV 64-PIN RSS/MCU TO .5, .65 & . RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M3801 BK001 | 制造商:Alpha Wire 功能描述:CBL 3COND 18AWG BLK 1000' |
| M3801 BK002 | 制造商:Alpha Wire 功能描述:CBL 3COND 18AWG BLK 500' |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。